DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MT28F1284W18BQ-705BET Ver la hoja de datos (PDF) - Micron Technology

Número de pieza
componentes Descripción
Fabricante
MT28F1284W18BQ-705BET
Micron
Micron Technology Micron
MT28F1284W18BQ-705BET Datasheet PDF : 66 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
8 MEG x 16
ASYNC/PAGE/BURST FLASH MEMORY
Read Configuration Register (RCR)
The SET READ CONFIGURATION REGISTER com-
mand is a sequence used to load the read configura-
tion register (RCR). It is a two-cycle command
sequence. Read configuration setup (60h) is written,
followed by a second WRITE (03h) that specifies the
value to be written to the read configuration register.
The new RCR settings are placed on the address bus
(A0–A15), and are latched on the rising edge of CE# or
WE#, whichever occurs first. Refer to Table 9 for the
RCR bit settings. After setting the RCR, the device auto-
matically returns to read array mode. Upon reset, the
RCR is set to FFCFh.
Table 9: Read Configuration Register
BIT #
15
DESCRIPTION
Read Mode
14 Reserved
13–11 Latency Code
10 Wait Signal Polarity
9
Hold Data Out
8
Wait Configuration
7
Burst Sequence
6
Clock Configuration
5–4 Reserved
3
Burst Wrap
2–0 Burst Length
FUNCTION
0 = Synchronous Burst Access Mode
1 = Asynchronous/Page Access Mode (default)
Default = 1
Sets the number of clock cycles before valid data out (see Figure 6):
000 = Code 0 - reserved
001 = Code 1 - reserved
010 = Code 2
011 = Code 3
100 = Code 4
101 = Code 5
110 = Code 6 - reserved
111 = Code 7 - reserved (default)
0 = WAIT# signal is active LOW
1 = WAIT# signal is active HIGH (default)
Sets the data output configuration:
0 = Hold data for one clock
1 = Hold data for two clocks (default)
Controls the behavior of the WAIT# output signal:
0 = WAIT# asserted during delay
1 = WAIT# asserted one data cycle before delay (default)
Specifies the order in which data is addressed in synchronous burst mode:
0 = Reserved
1 = Linear (default)
Defines the clock edge on which the BURST operation starts and data is
referenced:
0 = Falling edge
1 = Rising edge (default)
Default = 0
0 = Burst wraps within the burst length
1 = Burst no wrap (default)
Sets the number of words the device will output in burst mode:
001 = 4 words
010 = 8 words
011 = 16 words
111 = Continuous burst (default)
09005aef80b425b4
MT28F1284W18_D.fm - Rev. D, 11/03 EN
17
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2003 Micron Technology. Inc.

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]