MAX9236EUM(2005) Ver la hoja de datos (PDF) - Maxim Integrated

Número de pieza

componentes Descripción

Fabricante

MAX9236EUM
(Rev.:2005)

Hot-Swappable, 21-Bit, DC-Balanced LVDS Deserializers

Maxim Integrated 

Hot-Swappable, 21-Bit, DC-Balanced LVDS

Deserializers

AC ELECTRICAL CHARACTERISTICS

(VCC = VCCO = +3.0V to +3.6V, 100mVP-P at 200kHz supply noise, CL = 8pF, PWRDWN = high, differential input voltage VID =

0.1V to 1.2V, input common mode voltage VCM = VID/2 to 2.4V - VID/2, TA = -40°C to +85°C, unless otherwise noted. Typical

values are at VCC = VCCO = +3.3V, VID = 0.2V, VCM = 1.25V, TA = +25°C.) (Notes 3, 4, 5)

PARAMETER

Output Rise Time

Output Fall Time

RxIN Skew Margin

SYMBOL

CLHT

0.1VCCO to

0.9VCCO,

Figure 3

CHLT

0.9VCCO to

0.1VCCO,

Figure 3

RSKM

Figure 4

(Note 6)

CONDITIONS

MAX9234/

MAX9236

MAX9238

MAX9234/

MAX9236

MAX9238

MAX9238

RxOUT

RxCLK OUT

RxOUT

RxCLK OUT

8MHz

16MHz

34MHz

66MHz

MIN

3.52

2.2

2.2

1.95

1.3

1.3

6600

2560

900

330

TYP

5.04

3.15

3.15

3.18

2.12

2.12

7044

3137

1327

685

MAX

6.24

3.9

3.9

4.35

2.9

2.9

UNITS

ns

ns

ps

RxCLK OUT High Time

RCOH Figures 5a, 5b

0.35 x

RCOP

ns

RxCLK OUT Low Time

RCOL Figures 5a, 5b

0.35 x

RCOP

ns

RxOUT Setup to RxCLK OUT

RSRC Figures 5a, 5b

0.30 x

RCOP

ns

RxOUT Hold from RxCLK OUT

RHRC Figures 5a, 5b

0.45 x

RCOP

ns

RxCLK IN to RxCLK OUT Delay

RCCD Figures 6a, 6b

4.9 6.17 8.1

ns

Deserializer Phase-Locked Loop

Set

Deserializer Power-Down Delay

RPLLS

RPDD

Figure 7

Figure 8

32800

ns

x RCIP

100

ns

Note 1: Current into a pin is defined as positive. Current out of a pin is defined as negative. All voltages are referenced to ground

except VTH and VTL.

Note 2: Maximum and minimum limits overtemperature are guaranteed by design and characterization. Devices are production

tested at TA = +25°C.

Note 3: AC parameters are guaranteed by design and characterization, and are not production tested. Limits are set at ±6 sigma.

Note 4: CL includes probe and test jig capacitance.

Note 5: RCIP is the period of RxCLK IN. RCOP is the period of RxCLK OUT. RCIP = RCOP.

Note 6: RSKM measured with ≤150ps cycle-to-cycle jitter on RxCLK IN.

4 _______________________________________________________________________________________

Share Link: