MAX5138(2009) Ver la hoja de datos (PDF) - Maxim Integrated
Número de pieza
componentes Descripción
Fabricante
MAX5138 Datasheet PDF : 17 Pages
| |||
Low-Power, Single, 16-/12-Bit,
Buffered Voltage-Output DACs
ELECTRICAL CHARACTERISTICS (continued)
(VAVDD = 2.7V to 5.25V, VDVDD = 2.7V to 5.25V, VAVDD ≥ VDVDD, VAGND = 0, VREFI = VAVDD - 0.25V, COUT = 200pF, ROUT = 10kΩ,
TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.)
PARAMETER
SYMBOL
CONDITIONS
MIN TYP MAX UNITS
POWER REQUIREMENTS (Note 7)
Analog Supply Voltage Range
AVDD
2.7
5.25
V
Digital Supply Voltage Range
DVDD
2.7
AVDD
V
Supply Current
IAVDD
IDVDD
No load, all digital inputs at 0 or DVDD
1
1.6
mA
1
10
µA
Power-Down Supply Current
IAVPD
IDVPD
No load, all digital inputs at 0 or DVDD
0.2
2
µA
0.1
2
TIMING CHARACTERISTICS (Note 8) (Figure 1)
Serial-Clock Frequency
fSCLK
0
30
MHz
SCLK Pulse-Width High
tCH
13
ns
SCLK Pulse-Width Low
CS Fall-to-SCLK Fall Setup Time
SCLK Fall-to CS-Rise Hold Time
tCL
tCSS
tCSH
13
ns
8
ns
5
ns
DIN-to-SCLK Fall Setup Time
tDS
10
ns
DIN-to-SCLK Fall Hold Time
tDH
2
ns
SCLK Fall to READY Transition
CS Pulse-Width High
tSRL
tCSW
(Note 9)
30
ns
33
ns
LDAC Pulse Width
tLDACPWL
33
ns
Note 1: Static accuracy tested without load.
Note 2: Linearity is tested within 20mV of AGND and AVDD, allowing for gain and offset error.
Note 3: Codes above 2047 are guaranteed to be within ±9 LSB.
Note 4: Gain and offset tested within 100mV of AGND and AVDD.
Note 5: Guaranteed by design.
Note 6: Device draws current in excess of the specified supply current when a digital input is driven with a voltage of VI < DVDD - 0.6V
or VI > 0.5V. At VI = 2.2V with DVDD = 5.25V, this current can be as high as 2mA. The SPI inputs are CMOS-input-level com-
patible. The 30MHz clock frequency cannot be guaranteed for a minimum signal swing.
Note 7: Excess current from AVDD is 10mA when powered without DVDD. Excess current from DVDD is 1mA when powered without
AVDD.
Note 8: All timing specifications are with respect to the digital input and output thresholds.
Note 9: Maximum daisy-chain clock frequency is limited to 25MHz.
CS
tCSS
tCL tCH
COMMAND EXECUTED ON
24th FALLING EDGE OF SCLK
tCSW
tCSH
SCLK
tDS tDH
DIN X
C7
C6
C5
D3
D2
D1
D0
X
tSRL
READY
X = DON'T CARE.
Figure 1. Serial-Interface Timing Diagram
4 _______________________________________________________________________________________
Share Link: 