DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

ILC7080AIM527 Ver la hoja de datos (PDF) - Fairchild Semiconductor

Número de pieza
componentes Descripción
Fabricante
ILC7080AIM527
Fairchild
Fairchild Semiconductor Fairchild
ILC7080AIM527 Datasheet PDF : 16 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
ILC7080/81
Maximum Output Current
The maximum output current available from the ILC7080/81
is limited by the maximum package power dissipation as
well as the device’s internal current limit. For a given ambi-
ent temperature, TA, the maximum package power dissipa-
tion is given by:
PD(max) = (TJ(max) - TA) / θJA
where TJ(max) = 150˚C is the maximum junction temperature
and θJA = 333˚C/W is the package thermal resistance. For
example at TA = 85˚C ambient temperature, the maximum
package power dissipation is;
output voltage by a couple of hundred milivolts then the regula-
tor may be damaged. This condition must be avoided. In many
applications a large value input capacitor, CIN, will hold VIN
higher than VOUT and decay slower than VOUT when the LDO is
powered off.
Output Capacitor Selection
Fairchild strongly recommends the use of low ESR (equivalent
series resistance) ceramic capacitors for COUT and CNOISE. The
ILC7080/81 is stable with low ESR capacitor (as low as zero
). The value of the output capacitor should be 1µF or higher.
Either ceramic chip or a tantalum capacitor may be used at the
output.
PD(max) = 195mW.
The maximum output current can be calculated from the fol-
lowing equation:
IOUT(max) < PD(max) / (VIN - VOUT)
For example at VIN = 6V, VOUT = 5V and TA = 85˚C, the
maximum output current is IOUT(max) < 195mA. At higher
output current, the die temperature will rise and cause the
thermal protection circuit to be enabled.
Application Hints
Figure 4 shows the typical application circuit for the
ILC7080/81.
VOUT
COUT
VIN
5 SOT23-5 4
ILC7080
ILC7081
CNOISE
1
23
ON
OFF
Figure 4. Basic application circuit for fixed output voltage
Input Capacitor
An input capacitor CIN of value 1µF or larger should be con-
nected from VIN to the main ground plane. This will help to fil-
ter supply noise from entering the LDO. The input capacitor
should be connected as close to the LDO regulator input pin as
is practical. Using a high-value input capacitor will offer supe-
rior line transient response as well as better power supply ripple
rejection. A ceramic or tantalum capacitor may be used at the
input of the LDO regulator.
Note that there is a parasitic diode from the LDO regulator out-
put to the input. If the input voltage swings below the regulator’s
Use of ceramic chip capacitors offer significant advantages over
tantalum capacitors. A ceramic capacitor is typically consider-
ably cheaper than a tantalum capacitor, it usually has a smaller
footprint, lower height, and lighter weight than a tantalum
capacitor. Furthermore, unlike tantalum capacitors which are
polarized and can be damaged if connected incorrectly, ceramic
capacitors are non-polarized. Low value ceramic chip capacitors
with X7R dielectric are available in the 100pF to 4.7µF range,
while high value capacitors with Y5V dielectric are available in
the 2200pF to 22µF range. Evaluate carefully before using
capacitors with Y5V dielectric because their ESR increases sig-
nificantly at cold temperatures. Figure 10 shows a list of recom-
mended ceramic capacitors for use at the output of ILC7080/81.
Note: If a tantalum output capacitor is used then for stable
operation we recommend a low ESR tantalum capacitor with
maximum rated ESR at or below 0.4. Low ESR tantalum
capacitors, such as the TPS series from AVX Corporation
(www.avxcorp.com) or the T495 series from Kemet
(www.kemet.com) may be used.
In applications where a high output surge current can be
expected, use a high value but low ESR output capacitor for
superior load transient response. The ILC7080/81 is stable with
no load.
Noise Bypass Capacitor
In low noise applications, the self noise of the ILC7080/81 can
be decreased further by connecting a capacitor from the noise
bypass pin (pin 4) to ground (pin 2). The noise bypass pin is a
high impedance node as such, care should be taken in printed
circuit board layout to avoid noise pick-up from external
sources. Moreover, the noise bypass capacitor should have low
leakage.
Noise bypass capacitors with a value as low as 470pF may be
used. However, for optimum performance, use a 0.01µF or
larger, ceramic chip capacitor. Note that the turn on and turn off
response of the ILC7080/81 is inversely proportional to the
value of the noise bypass capacitor. For fast turn on and turn off,
use a small value noise bypass capacitor. In applications were
exceptionally low output noise is not required, consider omit-
ting the noise bypass capacitor altogether.
6
REV. 1.0.7 4/3/03

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]