DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

AWC6312R Ver la hoja de datos (PDF) - ANADIGICS

Número de pieza
componentes Descripción
Fabricante
AWC6312R Datasheet PDF : 8 Pages
1 2 3 4 5 6 7 8
APPLICATION INFORMATION
AWC6312R
To ensure proper performance, refer to all related logic level (see Operating Ranges table) to the VMODE
Application Notes on the ANADIGICS web site: pin. The Bias Control table lists the recommended
http://www.anadigics.com
modes of operation for various applications.
Shutdown Mode
The power amplifier may be placed in a shutdown mode
by applying logic low levels (see Operating Ranges
table) to both the VENABLE and VMODE1 voltages.
Bias Modes
The power amplifier may be placed in either a Low Bias
mode or a High Bias mode by applying the appropriate
Two operating modes are available to optimize current
consumption. High Bias/High Power operating mode
is for POUT levels > 16 dBm. At around 16 dBm output
power, the PA could be “Mode Switched” to Low power
mode for lowest quiescent current consumption.
APPLICATION
CDMA - low power (Low
Bias Mode)
CDMA - high power
(High Bias Mode)
Optional lower VCC in low
power mode
Shutdown
POUT
LEVELS
Table 5: Bias Control
BIAS MODE VENABLE
< +16 dBm
Low
+2.4 V
> +16 dBm
High
+2.4 V
< +7 dBm
-
Low
Shutdown
+2.4 V
0V
VMODE
VCC
VBATT
+2.4 V 3.2 - 4.2 V > 3.2 V
0 V 3.2 - 4.2 V > 3.2 V
+2.4 V
1.5 V
> 3.2 V
0 V 3.2 - 4.2 V > 3.2 V
VBATT
RF IN
VMODE
VENABLE
C5
2.2µF
C1
GND
1000 pF at slug
1 VBATT
VCC 8
2 RFIN
3 VMODE
4 VENABLE
RFOUT 7
GND 6
GND 5
C2
0.01µF
Figure 3: Application Circuit
C3
1000 pF
C6
15 pF
VCC
C4
2.2 µF
RF OUT
Data Sheet - Rev 2.0
5
01/2009

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]