DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

APL5912 Ver la hoja de datos (PDF) - Anpec Electronics

Número de pieza
componentes Descripción
Fabricante
APL5912 Datasheet PDF : 20 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
APL5912
0.8V Reference Ultra Low Dropout (0.2V@5A) Linear Regulator
Features
Ultra Low Dropout
- 0.2V (Typical) at 5A Output Current
Low ESR Output Capacitor (Multi-layer Chip
Capacitors (MLCC)) Applicable
0.8V Reference Voltage
High Output Accuracy
- ±1.5% Over Line, Load and Temperature
Fast Transient Response
Adjustable Output Voltage by External
Resistors
Power-On-Reset Monitoring on Both VCNTL and
VIN Pins
Internal Soft-Start
Current-Limit Protection
Under-Voltage Protection
Thermal Shutdown with Hysteresis
Power-OK Output with a Delay Time
Shutdown for Standby or Suspend Mode
Simple SOP-8P Package with Exposed Pad
Lead Free and Green Devices Available
(RoHS Compliant)
Applications
Front Side Bus VTT (1.2V/5A)
Note Book PC Applications
Motherboard Applications
General Description
The APL5912 is a 5A ultra low dropout linear regulator.
This product is specifically designed to provide well sup-
ply voltage for front-side-bus termination on motherboard
and NB applications. The IC needs two supply voltages, a
control voltage for the circuitry and a main supply voltage
for power conversion, to reduce power dissipation and
provide extremely low dropout.
The APL5912 integrates many functions. A Power-On-
Reset (POR) circuit monitors both supply voltages to pre-
vent wrong operations. A thermal shutdown and current-
limit functions protect the device against thermal and cur-
rent over-loads. A POK indicates the output status with
time delay which is set internally. It can control other con-
verter for power sequence. The APL5912 is enabled by
other power system. Pulling and holding the EN pin be-
low 0.3V shuts off the output.
The APL5912 is available in a SOP-8P package which
features small size as SOP-8 and an Exposed Pad to
reduce the junction-to-case resistance, being applicable
in 2~2.5W applications.
Pin Configuration
GND 1
FB 2
VOUT 3
VOUT 4
8 EN
VIN
7 POK
6 VCNTL
5 VIN
SOP-8P (Top View)
= Exposed Pad
(connected to the VIN plane for better
heat dissipation)
Copyright © ANPEC Electronics Corp.
1
Rev. A.10 - Oct., 2009
www.anpec.com.tw

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]