FS6182-01 Ver la hoja de datos (PDF) - AMI Semiconductor
Número de pieza
componentes Descripción
Fabricante
FS6182-01 Datasheet PDF : 6 Pages
| |||
FS6182
VCXO Clock Generator IC
Table 5: DC Electrical Specifications
Unless otherwise stated, VDD = 3.3V ± 10%, no load on any output, and ambient temperature range TA = 0°C to 70°C. Parameters denoted with an asterisk ( * ) represent nominal characterization
data and are not production tested to any specific limits. Where given, MIN and MAX characterization data are ± 3σ from typical. Negative currents indicate current flows out of the device.
PARAMETER
SYMBOL
CONDITIONS/DESCRIPTION
MIN.
TYP. MAX. UNITS
Overall
Supply Current, Dynamic, with Loaded
Outputs
Voltage Controlled Crystal Oscillator
Crystal Resonator Frequency
Crystal Loading Capacitance
Crystal Resonator Motional Capacitance
VCXO Tuning Range
VCXO Tuning Characteristic
Crystal Drive Level
Clock Outputs (CLKA, CLKB, CLKC)
High-Level Output Source Current *
Low-Level Output Sink Current *
Output Impedance *
Short Circuit Source Current *
Short Circuit Sink Current *
IDD
fXTAL = 13.5MHz; CL = 10pF
fXTAL
Fundamental Mode
5
CL(xtal)
As seen by a crystal connected to XIN and
XOUT (@ VXTUNE = mid-range)
C1(xtal)
fXTAL = 13.5MHz; CL = 20pF; CMOT = 25fF
Note: positive delta F for positive delta V
RXTAL=20 ohm; CL = 20pF
IOH
VO = 2.0V
IOL
VO = 0.4V
zOH
VO = 0.1VDD; output driving high
zOL
VO = 0.1VDD; output driving low
IOSH
VO = 0V; shorted for 30s, max.
IOSL
VO = 3.3V; shorted for 30s, max.
20
mA
13.5
18
MHz
20
pF
20
fF
300
ppm
100
ppm/V
200
uW
40
mA
17
mA
25
Ω
25
55
mA
55
mA
Table 6: AC Timing Specifications
Unless otherwise stated, VDD = 3.3V ± 10%, no load on any output, and ambient temperature range TA = 0°C to 70°C. Parameters denoted with an asterisk ( * ) represent nominal characterization
data and are not production tested to any specific limits. Where given, MIN and MAX characterization data are ± 3σ from typical.
PARAMETER
SYMBOL
CONDITIONS/DESCRIPTION
MIN. TYP. MAX. UNITS
Clock Outputs (CLKx)
Duty Cycle *
Jitter, Absolute Period (pk-pk) *
Rise Time *
Fall Time *
Output Frequency Synthesis Error
VCXO Stabilization Time *
PLL Stabilization Time *
tj(∆P)
tr
tf
tVCXOSTB
tPLLSTB
thi / tclk; Measured at VDD/2
From rising edge to next rising edge at VDD/2, CL =
10pF
VDD = 3.3V; VO = 0.3V to 3.0V; CL = 10pF
VDD = 3.3V; VO = 3.0V to 0.3V; CL = 10pF
(unless otherwise noted in Frequency Table)
From power valid
From VCXO stable
43
57
%
150
ps
1
ns
1
ns
0
ppm
10
ms
500
us
4
ISO9001
2.27.02
Share Link: 