SC2596 Ver la hoja de datos (PDF) - Unspecified

Número de pieza

componentes Descripción

Fabricante

SC2596

Low Voltage Integrated DDR Termination Regulator

Unspecified 

POWER MANAGEMENT

Block Diagram

EN

AVCC

VDDQ

Vref Buffer

UVLO +

Thermal

Shutdown

+

-

Error Am p.

Anti-

Shoot-

thru

+

Driver

Circuit

VREF

SC2596

PRELIMINARY

PVCC

VTT

GND

Vsense

Description

ERROR AMP

SC2596 is a low-voltage, low-dropout DDR termination

regulator with separate power supply to support both

DDR1 and DDR2 applications. AVCC and PVCC can be

tied together for DDR1 and can also be separated for

DDR2.

Low input offset op-amp for the main linear regulator. It

controls the VTT output voltage and which side of the

MOSFET to turn on (or turn off) to achieve zero shoot

through current.

SC2596 regulates VTT to the voltage of VREF. VTT will

sink or source upto 2.5A. Internal shoot-through protec-

tion ensure both top and bottom MOSFET will not con-

duct while maintaining fast source-to-sink load transient.

Thermal shut-down and internal current limit protect

SC2596 from shorted load or over-heated

ANTI-Shoot Thought Driver

Buffer stage takes the error voltage to control MOSFET.

Internal current limit is incorporated to protect from

shorted load.

VREF BUFF

THERMAL SHUTDOWN & UVLO

VREF is derived from VDDQ with an accurate divide by

op-amps(VREF Buffer). It is capable to sink and source

30uA. It is used as the reference voltage to the Error

amp. A 100nF or higher capacitor is recommended for

VREF pin to ground; To enhance the noise immunity from

board, an additional pull-down resistor (1MΩ) is

recomanded as well from VREF pin to ground.

The Thermal shutdown block prevent the junction tem-

perature exceed 165 oC. UVLO circuit to ensure proper

power is available for correct operation of the IC.

© 2007 Semtech Corp.

8

www.semtech.com

Share Link: