MN1030 Ver la hoja de datos (PDF) - Unspecified

Número de pieza

componentes Descripción

Fabricante

MN1030

MICROCOMPUTER

Unspecified 

Chapter 1 Overview

2.1 Data Registers

D0 to D3: Data Registers (32 bits x 4)

These four 32-bit registers are for arithmetic and general use. Data values are automatically zero-extended

to 32 bits when they are loaded from memory. The EXTB and EXTH instructions are also available for sign-

extending them once loaded.

For 8-bit data, a load operation copies the data from memory into the lowest eight bits of the register and

zeros the other bits. A store copies the lowest eight bits of the register to memory. Following the load

operation with an EXTB instruction sign-extends it from 8 bits to 32.

For 16-bit data, a load operation copies the data from memory into the lowest 16 bits of the register and

zeros the other bits. A store copies the lowest 16 bits of the register to memory. Following the load operation

with an EXTH instruction sign-extends it from 16 bits to 32.

2.2 Address Registers

A0 to A3: Address Registers (32 bits x 4)

These four 32-bit registers are for use as address pointers, so support only the operations relevant to address

calculations: addition, subtraction, and comparison.

Because the contents are pointers, transfers to and from memory are always 32 bits wide.

2.3 Stack Pointer

SP: Stack Pointer (32 bits x 1)

This 32-bit pointer indicates the address at the top of the stack.

Because addressing is by the word, the lowest two bits of any value loaded into this register must be '00'--

that is, a multiple of four.

2.4 Program Counter

PC: Program Counter (32 bit x1)

This 32-bit register holds the address of the instruction currently executing.

2.5 Multiply/Divide Register

MDR: Multiply/ Divide Register (32 bits x 1)

This 32-bit register is for use by multiply and divide instructions. After a multiply operation, it holds the top

32 bits of the 64-bit result. After a divide operation, it holds the 32-bit remainder; before, the top 32 bits of

the 64-bit dividend.

4

Register Set

Share Link: