DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

USS-820D Ver la hoja de datos (PDF) - Agere -> LSI Corporation

Número de pieza
componentes Descripción
Fabricante
USS-820D
Agere
Agere -> LSI Corporation Agere
USS-820D Datasheet PDF : 58 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
USS-820D
USB Device Controller
Data Sheet, Rev. 4
June 2001
Register Timing Characteristics (continued)
Table 4. Register Access Timing—Special Function Register (SFR) Read
Symbol
Parameter
Min Max Unit
tRDASU Read Address Setup Time (starts before the trailing edge of RDN 60
ns
or IOCSN, whichever is first)
tRDAHD Read Address Hold (starts after the trailing edge of RDN or
IOCSN, whichever is first):
Operational
10
ns
Suspended
1
ns
tRDDV1, Read Data Valid (from the leading edge of RDN or IOCSN or from
tRDDV2 address valid, whichever is last, to data valid):
Operational
74
ns
Suspended
33
ns
tRDDZ
Read Data to Z State (starts after the trailing edge of RDN or
2
32
ns
IOCSN, whichever is first)
tRDREC Recovery Time Between Reads (from the trailing edge of RDN or 23
ns
IOCSN, whichever is first, to the next leading edge of RDN or
IOCSN, whichever is last)
tRDRECRXD Recovery Time Between Consecutive RXDAT Reads (from the
trailing edge of RDN or IOCSN, whichever is first, to the next
trailing edge of RDN or IOCSN, whichever is first)
86
ns
tRDPW Minimum Pulse Width (from the leading edge of RDN or IOCSN,
23
ns
whichever is last, to the trailing edge of RDN or IOCSN, which-
ever is first)
IOCSN
tRDPW
RDN
A
D HIGH IMPEDANCE
tRDDV1
tRDASU
VALID
tRDDV2
VALID
tRDRECRXD
tRDREC
tRDAHD
tRDDZ
Figure 6. Register Access Timing—SFR Read
VALID
VALID
5-5352
10
Agere Systems Inc.

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]