DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

SHM-14 Ver la hoja de datos (PDF) - DATEL Data Acquisition products

Número de pieza
componentes Descripción
Fabricante
SHM-14
Datel
DATEL Data Acquisition products  Datel
SHM-14 Datasheet PDF : 6 Pages
1 2 3 4 5 6
SHM-14
®
®
ABSOLUTE MAXIMUM RATINGS
PARAMETERS
LIMITS
UNITS
+5V Supply
0 to +6
Volts
–5V Supply
0 to –6
Volts
Analog Input
+5V Supply –1
Volts
–5V Supply +1
Volts
Continuous Output Current
±50
mA
Digital Inputs
<Supply Voltages
Volts
Junction Temperature
+175
°C
Lead Temperature (10 seconds)
+300
°C
Output shorted to any supply will cause permanent damage.
FUNCTIONAL SPECIFICATIONS
(Apply over the operating temperature range using a 100resistive load, 10pF
capacitive load, ECL digital input levels, and ±5V nominal supplies, unless specified.)
INPUTS
Input Voltage Range
Input Impedance
Digitals Inputs (Balanced ECL)
Logic Levels
Logic 1
Logic 0
Logic Loading
Logic 1
Logic 0
OUTPUTS
Output Voltage Range
Output Current
Output Impedance (dc)
Stable Capacitive Load
PERFORMANCE
Nonlinearity (±1V)
+25°C
–40 to +85°C
–55 to +125°C
Sample Mode Offset
+25°C
–40 to +85°C
–55 to +125°C
Pedestal
+25°C
–40 to +85°C
–55 to +125°C
Gain, +25°C
Gain Drift (±1V)
–40 to +85°C
–55 to +125°C
Aperture Delay
–40 to +85°C
–55 to +125°C
Aperture Jitter
–40 to +85°C
–55 to +125°C
Harmonic Distortion (±1V)
dc to 1MHz
dc to 10MHz
+25°C
–40 to +85°C
–55 to +125°C
Acquisition Time (±0.012%, ±2V)
–40 to +85°C
–55 to +125°C
Acquisition Time (±0.024%, ±2V)
–40 to +85°C
–55 to +125°C
Acquisition Time (±0.05%, ±2V)
–40 to +85°C
–55 to +125°C
MIN.
–2.5
0.3
TYP.
1
MAX.
+2.5
UNITS
Volts
M
–1.5 — +1.8 Volts
–2.5 — +0.8 Volts
— +10 +50
µA
— –30 –150 µA
–2.5 — +2.5 Volts
± 30 —
mA
0.3
1
50
pF
— ±0.0012 —
%
— ±0.002 %
— ±0.003 %
— ±12 —
mV
±20
mV
±30
mV
±3
mV
±20
mV
±20
mV
+0.98 +0.995 —
V/V
±20 ppm/°C
±30 ppm/°C
2
ns
2
ns
1
— ps rms
1
— ps rms
–72
dB
–58
dB
–50
dB
–48
dB
25
ns
35
ns
20
35
ns
25
40
ns
19
30
ns
20
35
ns
PERFORMANCE (Cont.)
Acquisition Time (±0.1%, ±2V)
–40 to +85°C
–55 to +125°C
Hold Mode Settling (±0.012%)
–40 to +85°C
–55 to +125°C
Hold Mode Settling (±0.024%)
–40 to +85°C
–55 to +125°C
Hold Mode Settling (±0.05%)
–40 to +85°C
–55 to +125°C
Hold Mode Settling (±0.1%)
–40 to +85°C
–55 to +125°C
Slew Rate
Full Power Bandwidth (±1V)
Small Signal Bandwidth
Output Noise, Hold Mode
Feedthrough (2V Step)
Droop Rate
+25°C
–40 to +85°C
–55 to +125°C
MIN. TYP. MAX. UNITS
10
10
12
15
7
7
6
6
5
5
±300 ±430
45
70
100 250
65
–80
±2
±5
— ±10
16
ns
19
ns
ns
ns
18
ns
18
ns
16
ns
16
ns
12
ns
12
ns
— V/µs
— MHz
— MHz
— µVrms
dB
±6 mV/µs
±15 mV/µs
±30 mV/µs
POWER SUPPLY REQUIREMENTS
Power Supply Range
+5V Supply
–5V Supply
Power Supply Current
+5V Supply
–5V Supply
Power Dissipation
Power Supply Rejection Ratio
+4.5 +5
–5.5 –5
+17 +25
–17 –25
170 250
40
60
+5.5 Volts
–4.5 Volts
+30 mA
–30 mA
300 mW
dB
ENVIRONMENTAL
Operating Temp. Range, Case
SHM-14S, SHM-14L
SHM-14LM
Storage Temperature Range
Package Type
SHM-14S
SHM-14L, SHM-14LM
–40 —
+85 °C
–55
+125 °C
–65
+150 °C
16-Pin plastic SOIC
20-Pin ceramic LCC
Footnotes:
Short circuit protection at ±50mA.
TECHNICAL NOTES
The SHM-14 employs an open loop architecture in order to
achieve its superior high-speed characteristics. The first stage
buffer amplifier, which charges the hold capacitor, incorporates the
sample-and-hold switch into its design. This technique allows for a
fast acquisition time which is not limited by slew current like the
traditional Schottky diode bridge switch. The output amplifier uses
a closed loop voltage feedback design which provides a low (0.3,
typical) output impedance. Gain and linearity are not affected by
heavy loads.
The design has been optimized to achieve the high accuracy associ-
ated with fast transient responses over the full military temperature
range. During the track-to-hold transient, the integral nonlinearity is
not affected and the pedestal remains constant over the full ±2.5V
input range.
An external hold capacitor can be added to the 15pF internal hold
capacitor to obtain a lower droop rate (the droop rate is propor-
tional to the inverse of the total hold capacitor value) without
increasing transient response times by more than few ns. Settling
and acquisition times are typically increased by 5ns and 10ns
respectively for 47pF and 100pF external hold capacitors. The
external hold capacitor should not exceed 100pF.
2

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]