CXD2498 Ver la hoja de datos (PDF) - Sony Semiconductor
Número de pieza
componentes Descripción
Fabricante
CXD2498 Datasheet PDF : 51 Pages
| |||
CXD2498R
Pin Description
Pin
No.
Symbol
1 VSS1
2 RST
3 SNCSL
4 ID/EXP
5 WEN
6 SSGSL
7 VDD1
8 RG
9 VSS2
10 H1A
11 VDD2
12 H1B
13 H2A
14 VSS3
15 H2B
16 VDD3
17 VDD4
18 XSHP
19 XSHD
20 PBLK
21 CLPDM
22 OBCLP
23 ADCLK
24 VSS4
25 CKO
26 CKI
27 TEST1
28 TEST2
29 VDD5
30 MCKO
31 SSI
I/O
Description
— GND
I
Internal system reset input.
High: Normal operation, Low: Reset control
Normally apply reset during power-on.
Schmitt trigger input
I Control input used to switch sync system.
High: CKI sync, Low: MCKO sync
With pull-down resistor
Vertical direction line identification pulse output/exposure time identification pulse
O output.
Switching possible using the serial interface data. (Default: ID)
O Memory write timing pulse output.
I Internal SSG enable.
High: Internal SSG valid, Low: External sync valid
With pull-down resistor
— 3.3V power supply. (Power supply for common logic block)
O CCD reset gate pulse output.
— GND
O CCD horizontal register clock output.
— 3.3V power supply. (Power supply for H block)
O CCD horizontal register clock output.
O CCD horizontal register clock output.
— GND
O CCD horizontal register clock output.
— 3.3V power supply. (Power supply for H block)
— 3.3V power supply. (Power supply for CDS block)
O CCD precharge level sample-and-hold pulse output.
O CCD data level sample-and-hold pulse output.
O Pulse output for horizontal and vertical blanking period pulse cleaning.
O CCD dummy signal clamp pulse output.
O
CCD optical black signal clamp pulse output.
The horizontal OB pattern can be changed using the serial interface data.
O
Clock output for analog/digital conversion IC.
Logical phase adjustment possible using the serial interface data.
— GND
O Inverter output.
I Inverter input.
I IC test pin 1; normally fixed to GND.
With pull-down resistor
I IC test pin 2; normally fixed to GND.
With pull-down resistor
— 3.3V power supply. (Power supply for common logic block)
O System clock output for signal processing IC.
I Serial interface data input for internal mode settings.
Schmitt trigger input
–4–
Share Link: 