PBL386612 Ver la hoja de datos (PDF) - Ericsson
Número de pieza
componentes Descripción
Fabricante
PBL386612 Datasheet PDF : 18 Pages
| |||
PBL 386 61/2
Preliminary
Pin Description
Refer to figure 7.
PLCC Symbol
Description
1 VBAT
2 VBAT2
3 AOV
4 PSG
5 LP
6 DT
7 DR
8 VEE
9 REF
10 NU
11 PLC
12 PLD
13 VCC
14 NU
} 15 C2
16 C1
17 NC
18 DET
19 RSN
20 AGND
21 VTX
22 RRLY
23 TS
24 NC
25 HP
26 RINGX
27 BGND
28 TIPX
Battery supply voltage. Negative with respect to BGND.
An optional second battery voltage, connected in series with a diode, or an external powerhandling resistor
connects to this pin.
Adaptive Overhead Voltage. If the pin is left open then the overhead voltage is set internally to 3.1 VPeak in
off-hook and 1.4 VPeak in on-hook. The overhead voltage will adapt to signals > 3.1 VPeak. If the pin is
connected to AGND then no internal overhead voltage is set. The overhead voltage adapts to 0.6 VPeak <
signals < 6.2 VPeak.
Programmable Saturation Guard. The resistive part of the DC feed characteristic is programmed by a
resistor connected from this pin to VBAT.
Low Pass saturation guard filter capacitor connected here to filter out noise and improve PSRR. Other end
of CLP connects to VBAT.
Input to the ring trip comparator. With DR more positive than DT the detector output, DET, is at logic level
low, indicating off-hook condition. The ring trip network connects to this input.
Input to the ring trip comparator. With DR more positive than DT the detector output, DET, is at logic level
low, indicating off-hook condition. The ring trip network connects to this input.
-5V to VBAT power supply.
A 15 kΩ resistor should be connected between this pin and AGND.
Not Used. Must be left open.
Prog. Line Current, the constant current part of the DC feed characteristic is programmed by a resistor
connected from this pin to AGND.
Programmable Loop Detector threshold. The loop detection threshold is programmed by a resistor
connected from this pin to AGND.
+5 V power supply.
Not Used. Pin must be connected to AGND.
C1 and C2 are digital inputs Controlling the SLIC operating states. Refer to
section operating states for details.
No Connect. Must be left open.
Detector output. Active low when indicating loop or ring trip detection, active high when indicating ground
key detection
Receive Summing Node. 400 times the current flowing into this pin equals the metallic (transversal) current
flowing from RINGX to TIPX. Programming networks for two-wire impedance and receive gain connect to
the receive summing node.
Analog Ground, should be tied together with BGND.
Transmit vf output. The ac voltage difference between TIPX and RINGX, the ac metallic voltage, is
reproduced as an unbalanced GND referenced signal at VTX with a gain of -0.5. The two-wire impedance
programming network connects between VTX and RSN.
Ring Relay driver output.
Tip Sense should be connected to TIPX.
No Connect. Must be left open.
High Pass connection for ac/dc separation capacitor CHP. Other end of CHP connects to RINGX (pin 26).
The TIPX and RINGX pins connect to the tip and ring leads of the two-wire interface via overvoltage
protection components and ring relay (and optional test relay).
Battery Ground, should be tied together with AGND.
The TIPX and RINGX pins connect to the tip and ring leads of the two-wire interface via overvoltage
protection components and ring relay (and optional test relay).
8
Share Link: 