DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

WED9LC6416V2012BI Ver la hoja de datos (PDF) - White Electronic Designs => Micro Semi

Número de pieza
componentes Descripción
Fabricante
WED9LC6416V2012BI
White-Electronic
White Electronic Designs => Micro Semi White-Electronic
WED9LC6416V2012BI Datasheet PDF : 27 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
WED9LC6416V
SDRAM AC CHARACTERISTICS
(VCC = 3.3V -5% / +10% unless otherwise noted; 0°C TA 70°C, Commercial; -40°C TA 85°C, Industrial)
Parameter
Clock Cycle Time (1)
CL = 3
CL = 2
Clock to valid Output delay (1,2)
Output Data Hold Time (2)
Clock HIGH Pulse Width (3)
Clock LOW Pulse Width (3)
Input Setup Time (3)
Input Hold Time (3)
CLK to Output Low-Z (2)
CLK to Output High-Z
Row Active to Row Active Delay (4)
RAS\ to CAS\ Delay (4)
Row Precharge Time (4)
Row Active Time (4)
Row Cycle Time - Operation (4)
Row Cycle Time - Auto Refresh (4,8)
Last Data in to New Column Address Delay (5)
Last Data in to Row Precharge (5)
Last Data in to Burst Stop (5)
Column Address to Column Address Delay (6)
Number of Valid Output Data (7)
Symbol
tCC
tCC
tSAC
tOH
tCH
tCL
tSS
tSH
tSLZ
tSHZ
tRRD
tRCD
tRP
tRAS
tRC
tRFC
tCDL
tRDL
tBDL
tCCD
125MHz
Min
Max
8
1000
10
1000
6
3
3
3
2
1
2
7
20
20
20
50
10,000
70
70
1
1
1
1.5
2
1
100MHz
Min
Max
10
1000
12
1000
7
3
3
3
2
1
2
7
20
20
20
50
10,000
80
80
1
1
1
1.5
2
2
83MHz
Min
Max
Units
12
1000
ns
15
1000
8
ns
3
ns
3
ns
3
ns
2
ns
1
ns
2
ns
8
ns
24
ns
24
ns
24
ns
60
10,000
ns
90
ns
90
ns
1
CLK
1
CLK
1
CLK
1.5
CLK
2
1
ea
NOTES:
1. Parameters depend on programmed CAS latency.
2. If clock rise time is longer than 1ns (trise/2 -0.5)ns should be added to the parameter.
3. Assumed input rise and fall time = 1ns. If trise of tfall are longer than 1ns. [(trise = tfall)/2] - 1ns should be added to the parameter.
4. The minimum number of clock cycles required is detemined by dividing the minimum time required by the clock cycle time and then rounding up to the
next higher integer.
5. Minimum delay is required to complete write.
6. All devices allow every cycle column address changes.
7. In case of row precharge interrupt, auto precharge and read burst stop.
8. A new command may be given tRFC after self-refresh exit.
White Electronic Designs Corporation • (508) 366-5151 • www.whiteedc.com
8
January 2001

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]