DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

74ABT2952 Ver la hoja de datos (PDF) - Fairchild Semiconductor

Número de pieza
componentes Descripción
Fabricante
74ABT2952
Fairchild
Fairchild Semiconductor Fairchild
74ABT2952 Datasheet PDF : 8 Pages
1 2 3 4 5 6 7 8
Extended AC Electrical Characteristics
(SOIC Package)
TA = −40°C to +85°C TA = −40°C to +85°C TA = −40°C to +85°C
VCC = 4.5V to 5.5V
VCC = 4.5V to 5.5V
VCC = 4.5V to 5.5V
Symbol
Parameter
CL = 50 pF
8 Outputs Switching
CL = 250 pF
(Note 9)
CL = 250 pF
8 Outputs Switching
Units
(Note 8)
(Note 10)
Min
Max
Min
Max
Min
Max
tPLH
Propagation Delay
tPHL
CPA or CPB to An or Bn
1.5
6.0
2.0
8.0
2.5
10.5
ns
1.5
6.0
2.0
8.0
2.5
10.5
tPZH
Output Enable Time
tPZL
OEA or OEB to An or Bn
1.5
6.0
2.0
8.0
2.5
11.5
ns
1.5
6.0
2.0
8.0
2.5
11.5
tPHZ
Output Disable Time
tPZL
OEA or OEB to An or Bn
1.5
6.0
1.5
6.0
(Note 11)
(Note 11)
ns
Note 8: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase
(i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).
Note 9: This specification is guaranteed but not tested. The limits represent propagation delay with 250 pF load capacitors in place of the 50 pF load
capacitors in the standard AC load. This specification pertains to single output switching only.
Note 10: This specification is guaranteed but not tested. The limits represent propagation delays for all paths described switching in phase
(i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.) with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.
Note 11: The 3-STATE delays are dominated by the RC network (500, 250 pF) on the output and has been excluded from the datasheet.
Skew
(SOIC Package)
TA = −40°C to +85°C
TA = −40°C to +85°C
VCC = 4.5V–5.5V
VCC = 4.5V–5.5V
Symbol
Parameter
CL = 50 pF
8 Outputs Switching
CL = 250 pF
8 Outputs Switching
Units
(Note 12)
(Note 13)
Max
Max
tOSHL
(Note 14)
Pin to Pin Skew
HL Transitions
1.0
1.5
ns
tOSLH
(Note 14)
Pin to Pin Skew
LH Transitions
1.0
2.0
ns
tPS
(Note 15)
Duty Cycle
LHHL Skew
2.0
4.5
ns
tOST
(Note 14)
Pin to Pin Skew
LH/HL Transitions
2.1
4.5
ns
tPV
(Note 16)
Device to Device Skew
LH/HL Transitions
2.5
5.0
ns
Note 12: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase
(i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).
Note 13: This specification is guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load
capacitors in the standard AC load.
Note 14: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device.
The specification applies to any outputs switching HIGH-to-LOW (tOSHL), LOW to HIGH (tOSLH), or any combination switching LOW-to-HIGH and/or HIGH-to-
LOW (tOST). This specification is guaranteed but not tested.
Note 15: This describes the difference between the delay of the LOW-to-HIGH and the HIGH-to-LOW transition on the same pin. It is measured across all
the outputs (drivers) on the same chip, the worst (largest delta) number is the guaranteed specification. This specification is guaranteed but not tested.
Note 16: Propagation delay variation for a given set of conditions (i.e., temperature and VCC) from device to device. This specification is guaranteed but not
tested.
Capacitance
Symbol
Parameter
Typ
CIN
Input Capacitance
5
CI/O (Note 17)
Output Capacitance
11
Note 17: CI/O is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.
Units
pF
pF
Conditions
TA = 25°C
VCC = 0V (Non I/O Pins)
VCC = 5.0V (An, Bn)
5
www.fairchildsemi.com

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]