DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

EM73C63 Ver la hoja de datos (PDF) - ELAN Microelectronics

Número de pieza
componentes Descripción
Fabricante
EM73C63
EMC
ELAN Microelectronics EMC
EM73C63 Datasheet PDF : 40 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
EM73C63
4-BIT MICRO-CONTROLLER FOR LCD PRODUCT
Preliminary
Under the pulse width measurement mode, the counter is incresed at the rising edge of internal pulse during
external timer/counter input (P8.1/TRGB, P8.3/TRGA ) in high level, interrupt request is generated as soon as
timer/counter count overflow.
P8.1/TRGB(P8.3/TRGA)
Internal pulse
TimerB(TimerA) value
n n+1 n+2 n+3 n+4 n+5
PROGRAM EXAMPLE: Enable timerA by pulse width measurement mode .
LDIA #1100b;
OUTA P28; Enable timerA with pulse width measurement mode.
INTERRUPT FUNCTION
Five interrupt sources are available, 2 from external interrupt sources and 3 from internal interrupt sources
. Multiple interrupts are admitted according to their priority .
Type
Interrupt source
Priority Interrupt Interrupt
Program ROM
Latch
Enable condition entry address
External External interrupt(INT0)
1
IL5
Internal Reserved
2
IL4
Internal TimerA overflow interrupt (TRGA) 3
IL3
Internal TimerB overflow interrupt (TRGB) 4
IL2
Internal Time base interrupt(TBI)
5
IL1
External External interrupt(INT1)
6
IL0
EI=1
EI=1, MASK3=1
EI=1, MASK2=1
EI=1, MASK1=1
EI=1,MASK0=1
INTERRUPT STRUCTURE
Reset by system reset and program
instruction
MASK0 MASK1 MASK1 MASK2 MASK3
INT1 TBI TRGB TRGA Reserved INT0
r0
r1
r2
r3
r4
r5
IL0 IL1 IL2 IL3 IL4 IL5
002h
004h
006h
008h
00Ah
00Ch
Reset by system reset and program
instruction
Set by program instruction
Priority checker
EI
Entry address generator
Interrupt controller:
Interrupt request
Interrupt entry address
IL0-IL5
: Interrupt latch . Hold all interrupt requests from all interrupt sources. IL's can not
be set by program, but can be reset by program or system reset, so IL can only
decide which interrupt source can be accepted.
MASK0-MASK3 : Except for INT0 ,MASK register may promit or inhibit all interrupt sources.
* This specification are subject to be changed without notice.
8.11.2000 19

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]