CXD2548 Ver la hoja de datos (PDF) - Sony Semiconductor

Número de pieza

componentes Descripción

Fabricante

CXD2548

CD Digital Signal Processor with Built-in Digital Servo and DAC

Sony Semiconductor 

[1] CPU Interface

§1-1. CPU Interface Timing

• CPU Interface

This interface uses DATA, CLOK, and XLAT to set the modes.

The interface timing chart is shown below.

CXD2548R

CLOK

DATA

(Example)

XLAT

Registers

750ns or more

D18 D19 D20 D21 D22 D23

750ns or more

Valid

• The internal registers are initialized by a reset when XRST = 0.

Note) Be sure to set SQCK to high when XLAT is low.

– 15 –

Share Link: