DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

LH28F800SGB-L70 Ver la hoja de datos (PDF) - Sharp Electronics

Número de pieza
componentes Descripción
Fabricante
LH28F800SGB-L70
Sharp
Sharp Electronics Sharp
LH28F800SGB-L70 Datasheet PDF : 45 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
LH28F800SG-L/SGH-L (FOR TSOP, CSP)
Table 6 Status Register Definition
WSMS
ESS
ECLBS WWSLBS VPPS
WWSS
DPS
R
7
6
5
4
3
2
1
0
SR.7 = WRITE STATE MACHINE STATUS (WSMS)
1 = Ready
0 = Busy
NOTES :
Check RY/BY# or SR.7 to determine block erase, word
write, or lock-bit configuration completion.
SR.6-0 are invalid while SR.7 = "0".
SR.6 = ERASE SUSPEND STATUS (ESS)
1 = Block Erase Suspended
0 = Block Erase in Progress/Completed
If both SR.5 and SR.4 are "1"s after a block erase or lock-bit
configuration attempt, an improper command sequence was
entered.
SR.5 = ERASE AND CLEAR LOCK-BITS STATUS (ECLBS)
1 = Error in Block Erase or Clear Lock-Bits
0 = Successful Block Erase or Clear Lock-Bits
SR.3 does not provide a continuous indication of VPP level.
The WSM interrogates and indicates the VPP level only after
Block Erase, Word Write, Set Block/Permanent Lock-Bit, or
SR.4 = WORD WRITE AND SET LOCK-BIT STATUS (WWSLBS)
1 = Error in Word Write or Set Permanent/Block Lock-Bit
0 = Successful Word Write or Set Permanent/Block Lock-Bit
SR.3 = VPP STATUS (VPPS)
1 = VPP Low Detect, Operation Abort
0 = VPP OK
Clear Block Lock-Bits command sequences. SR.3 is not
guaranteed to reports accurate feedback only when VPP
VPPH1/2/3.
SR.1 does not provide a continuous indication of Permanent
and block lock-bit values. The WSM interrogates the
Permanent lock-bit, block lock-bit, WP# and RP# only after
Block Erase, Word Write, or Lock-Bit configuration command
SR.2 = WORD WRITE SUSPEND STATUS (WWSS)
1 = Word Write Suspended
0 = Word Write in Progress/Completed
SR.1 = DEVICE PROTECT STATUS (DPS)
1 = Permanent Lock-Bit, Block Lock-Bit and/or
WP#/RP# Lock Detected, Operation Abort
0 = Unlock
SR.0 = RESERVED FOR FUTURE ENHANCEMENTS (R)
sequences. It informs the system, depending on the attempted
operation, if the block lock-bit is set, permanent lock-bit is set,
and/or WP# is not VIH, RP# is not VHH. Reading the block
lock and permanent lock configuration codes after writing the
Read Identifier Codes command indicates permanent and
block lock-bit status.
SR.0 is reserved for future use and should be masked out
when polling the status register.
- 17 -

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]