TS68C429A
7.3 AC Electrical Characteristics
With VCC = 5 VDC ± 10% VSS = 0 VDC.
IEIxx, IEOxx, IACKxx, must be understood as generic signals (xx = RX and TX).
Figure 7-1. Read Cycle
Notes: 1. LDS/UDS can be asserted on the next or previous CLK-SYS period after CS goes low but (4) must be
met for the next period.
2. The cycle ends when the first of CS, LDS/UDS goes high.
Figure 7-2. Write Cycle
Note: 1. LDS/UDS can be asserted on the same or previous CLK-SYS period as CS but (3) and (4) must be
met.
12
0848E–HIREL–02/08
e2v semiconductors SAS 2008