MJE13007 Ver la hoja de datos (PDF) - Motorola => Freescale
Número de pieza
componentes Descripción
Fabricante
MJE13007 Datasheet PDF : 10 Pages
| |||
MJE13007 MJF13007
Table 1. Test Conditions For Dynamic Performance
REVERSE BIAS SAFE OPERATING AREA AND INDUCTIVE SWITCHING
+15 V
1 µF
150 Ω
3W
MPF930
+10 V
COMMON
Voff
50 Ω
500 µF
100 Ω
3W
MPF930
MTP8P10
MTP8P10
MUR105 RB1
MJE210
RB2
150 Ω
3W
MTP12N10
100 µF
VCC
L
MUR8100E
A
IB
IB
IC
Vclamp = 300 Vdc
5.1 k
TUT
VCE
51
1 µF
RESISTIVE
SWITCHING
+125
V
RC
RB TUT
SCOPE
D1
–4 V
IC
ICM
t1
VCE
VCEM
TIME
V(BR)CEO(sus)
L = 10 mH
RB2 = 8
VCC = 20 Volts
IC(pk) = 100 mA
Inductive
Switching
L = 200 mH
RB2 = 0
VCC = 15 Volts
RB1 selected for
desired IB1
RBSOA
L = 500 mH
RB2 = 0
VCC = 15 Volts
RB1 selected for
desired IB1
tf CLAMPED
tf UNCLAMPED ≈ t2
t
tf
Vclamp
t
t2
t1 ADJUSTED TO
OBTAIN IC
t1 ≈
Lcoil (ICM)
VCC
t2 ≈
Lcoil (ICM)
Vclamp
TEST EQUIPMENT
SCOPE — TEKTRONIX
475 OR EQUIVALENT
TYPICAL
WAVEFORMS
VCE PEAK
VCE
IB1
IB
IB2
VCC = 125 V
RC = 25 Ω
D1 = 1N5820 OR EQUIV.
+11 V
25 µs
0
9V
tr, tf < 10 ns
DUTY CYCLE = 1.0%
RB AND RC ADJUSTED
FOR DESIRED IB AND IC
VOLTAGE REQUIREMENTS (continued)
In the four application examples (Table 2) load lines are
shown in relation to the pulsed forward and reverse biased
SOA curves.
In circuits A and D, inductive reactance is clamped by the
diodes shown. In circuits B and C the voltage is clamped by
the output rectifiers, however, the voltage induced in the pri-
mary leakage inductance is not clamped by these diodes and
could be large enough to destroy the device. A snubber net-
work or an additional clamp may be required to keep the
turn–off load line within the Reverse Bias SOA curve.
Load lines that fall within the pulsed forward biased SOA
curve during turn–on and within the reverse bias SOA curve
during turn–off are considered safe, with the following as-
sumptions:
(1) The device thermal limitations are not exceeded.
(2) The turn–on time does not exceed 10 µs (see standard
pulsed forward SOA curves in Figure 6).
(3) The base drive conditions are within the specified limits
shown on the Reverse Bias SOA curve (Figure 7).
CURRENT REQUIREMENTS
An efficient switching transistor must operate at the re-
quired current level with good fall time, high energy handling
6
capability and low saturation voltage. On this data sheet,
these parameters have been specified at 5.0 amperes which
represents typical design conditions for these devices. The
current drive requirements are usually dictated by the
VCE(sat) specification because the maximum saturation volt-
age is specified at a forced gain condition which must be du-
plicated or exceeded in the application to control the
saturation voltage.
SWITCHING REQUIREMENTS
In many switching applications, a major portion of the
transistor power dissipation occurs during the fall time (tfi).
For this reason considerable effort is usually devoted to
reducing the fall time. The recommended way to accomplish
this is to reverse bias the base–emitter junction during turn–
off. The reverse biased switching characteristics for inductive
loads are shown in Figures 13 and 14 and resistive loads in
Figures 11 and 12. Usually the inductive load components
will be the dominant factor in SWITCHMODE applications
and the inductive switching data will more closely represent
the device performance in actual application. The inductive
switching characteristics are derived from the same circuit
used to specify the reverse biased SOA curves, (see Table 1)
providing correlation between test procedures and actual
use conditions.
Motorola Bipolar Power Transistor Device Data
Share Link: 