M38031F3L-XXXHP Ver la hoja de datos (PDF) - Renesas Electronics

Número de pieza

componentes Descripción

Fabricante

M38031F3L-XXXHP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Renesas Electronics 

3803 Group (Spec.L)

I/O PORTS

The I/O ports have direction registers which determine the

input/output direction of each individual pin. Each bit in a

direction register corresponds to one pin, and each pin can be set

to be input port or output port.

When “0” is written to the bit corresponding to a pin, that pin

becomes an input pin. When “1” is written to that bit, that pin

becomes an output pin.

If data is read from a pin which is set to output, the value of the

port output latch is read, not the value of the pin itself. Pins set to

input are floating. If a pin set to input is written to, only the port

output latch is written to and the pin remains floating.

By setting the port P0 pull-up control register (address 0FF016)

to the port P6 pull-up control register (address 0FF616) ports can

control pull-up with a program. However, the contents of these

registers do not affect ports programmed as the output ports.

Table 6 I/O port function

Pin

Name

Input/

I/O Structure

Non-Port Function

Output

Related SFRs

Ref.

No.

P00/AN8−P07/AN15

P10/INT41

P11/INT01

P12−P17

Port P0

Port P1

Input/output,

individual

bits

CMOS compatible

input level

CMOS 3-state

output

A/D converter input

External interrupt input

AD/DA control register

(1)

Interrupt edge selection register (2)

(3)

P20(LED0)−

P27(LED7)

Port P2

P30/DA1

P31/DA2

Port P3

D/A converter output

AD/DA control register

(4)

P32, P33

CMOS compatible

(5)

input level

N-channel

open-drain output

P34/RXD3

P35/TXD3

P36/SCLK3

P37/SRDY3

CMOS compatible Serial I/O3 function I/O

Serial I/O3 control register

(6)

input level

UART3 control register

(7)

CMOS 3-state

(8)

output

(9)

P40/INT40/XCOUT

P41/INT00/XCIN

Port P4

External interrupt input

Interrupt edge selection register (10)

Sub-clock generating circuit CPU mode register

(11)

P42/INT1

P43/INT2

External interrupt input

Interrupt edge selection register (2)

P44/RXD1

P45/TXD1

P46/SCLK1

Serial I/O1 function I/O

Serial I/O1 control register

(6)

UART1 control register

(7)

(8)

P47/SRDY1/CNTR2

Serial I/O1 function I/O

Serial I/O1 control register

(12)

Timer Z function I/O

Timer Z mode register

P50/SIN2

P51/SOUT2

P52/SCLK2

P53/SRDY2

Port P5

Serial I/O2 function I/O

Serial I/O2 control register

(13)

(14)

(15)

(16)

P54/CNTR0

P55/CNTR1

Timer X, Y function I/O

Timer XY mode register

(17)

P56/PWM

PWM output

PWM control register

(18)

P57/INT3

External interrupt input

Interrupt edge selection register (2)

P60/AN0−P67/AN7 Port P6

A/D converter input

AD/DA control register

(1)

NOTES:

1. Refer to the applicable sections how to use double-function ports as function I/O ports.

2. Make sure that the input level at each pin is either 0 V or VCC during execution of the STP instruction.

When an input level is at an intermediate potential, a current will flow from VCC to VSS through the input-stage gate.

Rev.1.00 Apr 2, 2007 Page 16 of 117

REJ03B0212-0100

Share Link: