SAA7126H Ver la hoja de datos (PDF) - Philips Electronics
Número de pieza
componentes Descripción
Fabricante
SAA7126H Datasheet PDF : 44 Pages
| |||
This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in
_white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in
white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...
REGISTER FUNCTION
RTC enable, burst amplitude
Subcarrier 0
Subcarrier 1
Subcarrier 2
Subcarrier 3
Line 21 odd 0
Line 21 odd 1
Line 21 even 0
Line 21 even 1
RCV port control
Trigger control
Trigger control
Multi control
Closed caption, teletext enable
RCV2 output start
RCV2 output end
MSBs RCV2 output
TTX request H start
TTX request H delay, length
CSYNC advance, Vsync shift
TTX odd request vertical start
TTX odd request vertical end
TTX even request vertical start
TTX even request vertical end
First active line
Last active line
TTX mode, MSB vertical
Null
Disable TTX line
Disable TTX line
SUBADDR
62H
63H
64H
65H
66H
67H
68H
69H
6AH
6BH
6CH
6DH
6EH
6FH
70H
71H
72H
73H
74H
75H
76H
77H
78H
79H
7AH
7BH
7CH
7DH
7EH
7FH
DATA BYTE(1)
D7
D6
D5
D4
D3
D2
RTCE
BSTA6
BSTA5
BSTA4
BSTA3
BSTA2
FSC07 FSC06 FSC05 FSC04 FSC03 FSC02
FSC15 FSC14 FSC13 FSC12 FSC11 FSC10
FSC23 FSC22 FSC21 FSC20 FSC19 FSC18
FSC31 FSC30 FSC29 FSC28 FSC27 FSC26
L21O07 L21O06 L21O05 L21O04 L21O03 L21O02
L21O17 L21O16 L21O15 L21O14 L21O13 L21O12
L21E07 L21E06 L21E05 L21E04 L21E03 L21E02
L21E17 L21E16 L21E15 L21E14 L21E13 L21E12
SRCV11 SRCV10 TRCV2 ORCV1 PRCV1 CBLF
HTRIG7 HTRIG6 HTRIG5 HTRIG4 HTRIG3 HTRIG2
HTRIG10 HTRIG9 HTRIG8 VTRIG4 VTRIG3 VTRIG2
SBLBN BLCKON PHRES1 PHRES0 LDEL1 LDEL0
CCEN1 CCEN0 TTXEN SCCLN4 SCCLN3 SCCLN2
RCV2S7 RCV2S6 RCV2S5 RCV2S4 RCV2S3 RCV2S2
RCV2E7 RCV2E6 RCV2E5 RCV2E4 RCV2E3 RCV2E2
0
RCV2E10 RCV2E9 RCV2E8 0
RCV2S10
TTXHS7 TTXHS6 TTXHS5 TTXHS4 TTXHS3 TTXHS2
TTXHL3 TTXHL2 TTXHL1 TTXHL0 TTXHD3 TTXHD2
CSYNCA4 CSYNCA3 CSYNCA2 CSYNCA1 CSYNCA0 VS_S2
TTXOVS7 TTXOVS6 TTXOVS5 TTXOVS4 TTXOVS3 TTXOVS2
TTXOVE7 TTXOVE6 TTXOVE5 TTXOVE4 TTXOVE3 TTXOVE2
TTXEVS7 TTXEVS6 TTXEVS5 TTXEVS4 TTXEVS3 TTXEVS2
TTXEVE7 TTXEVE6 TTXEVE5 TTXEVE4 TTXEVE3 TTXEVE2
FAL7
FAL6
FAL5
FAL4
FAL3
FAL2
LAL7
LAL6
LAL5
LAL4
LAL3
LAL2
TTX60
LAL8
TTXO
FAL8
TTXEVE8 TTXOVE8
0
0
0
0
0
0
LINE12 LINE11 LINE10 LINE9
LINE8
LINE7
LINE20 LINE19 LINE18 LINE17 LINE16 LINE15
D1
BSTA1
FSC01
FSC09
FSC17
FSC25
L21O01
L21O11
L21E01
L21E11
ORCV2
HTRIG1
VTRIG1
FLC1
SCCLN1
RCV2S1
RCV2E1
RCV2S9
TTXHS1
TTXHD1
VS_S1
TTXOVS1
TTXOVE1
TTXEVS1
TTXEVE1
FAL1
LAL1
TTXEVS8
0
LINE6
LINE14
D0
BSTA0
FSC00
FSC08
FSC16
FSC24
L21O00
L21O10
L21E00
L21E10
PRCV2
HTRIG0
VTRIG0
FLC0
SCCLN0
RCV2S0
RCV2E0
RCV2S8
TTXHS0
TTXHD0
VS_S0
TTXOVS0
TTXOVE0
TTXEVS0
TTXEVE0
FAL0
LAL0
TTXOVS8
0
LINE5
LINE13
Note
1. All bits labelled ‘0’ are reserved. They must be programmed with logic 0.
Share Link: 