DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MT8880CN Ver la hoja de datos (PDF) - Zarlink Semiconductor Inc

Número de pieza
componentes Descripción
Fabricante
MT8880CN
ZARLINK
Zarlink Semiconductor Inc ZARLINK
MT8880CN Datasheet PDF : 22 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
ISO2-CMOS MT8880C
AC Electrical Characteristics† - Call Progress - Voltages are with respect to ground (VSS) unless otherwise stated.
Characteristics
Sym Min Typ‡ Max
Units
Notes*
1 Lower freq. (ACCEPT)
fLA
320
Hz
@ -25 dBm
2 Upper freq. (ACCEPT)
fHA
510
Hz
@ -25 dBm
3 Lower freq. (REJECT)
fLR
290
Hz
@ -25 dBm
4 Upper freq. (REJECT)
fHR
540
Hz
@ -25 dBm
5 Call progress tone detect level
-30
(total power)
dBm
† Characteristics are over recommended operating conditions unless otherwise stated
‡ Typical ï¬gures are at 25°C, VDD = 5V, and for design aid only: not guaranteed and not subject to production testing
* See “Notes†AC Electrical Characteristics Tables
AC Electrical Characteristics† - Voltages are with respect to ground (VSS) unless otherwise stated.
Characteristics
Sym Min Typ‡ Max Units
Conditions
1
Tone present detect time
tDP
3
2
Tone absent detect time
tDA
0.5
3
Tone duration accept
tREC
4 R Tone duration reject
5 X Minimum interdigit pause duration
tREC
20
tID
6
Maximum tone drop-out duration
tDO
20
7
Delay St to b3
tPStb3
8
Delay St to RX0-RX3
tPStRX
9
Tone burst duration
tBST
50
10 T Tone pause duration
11 X Tone burst duration (extended)
tPS
50
tBSTE 100
12
Tone pause duration (extended)
tPSE
100
13
High group output level
14 T Low group output level
O
15 N Pre-emphasis
E
16
Output distortion (Single Tone)
VHOUT -6.1
VLOUT -8.1
dBP
0
THD
O
U
17 T Frequency deviation
fD
18
Output load resistance
RLT
10
19
Φ2 cycle period
M
20 P Φ2 high pulse width
21 U Φ2 low pulse width
tCYC
tCH
tCL
22 I Φ2 rise and fall time
N
tR, tF
23 T Address, R/W hold time
tAH,tRWH 26
E
24 R Address, R/W setup time (before Φ2) tAS,tRWS 23
25
F
A
Data hold time (read)
tDHR
22
26 C Φ2 to valid data delay (read)
E
tDDR
27
Data setup time (write)
tDSW
45
11
4
13
8
2
-35
±0.7
250
115
110
14
8.5
40
40
52
52
104
104
-2.1
-4.1
3
±1.5
50
25
100
ms Note 12
ms Note 12
ms User adjustable#
ms User adjustable#
ms User adjustable#
ms User adjustable#
µs See ï¬gure 9
µs See ï¬gure 9
ms DTMF mode
ms DTMF mode
ms Call Progress mode
ms Call Progress mode
dBm
dBm
dB
dB
%
kΩ
RL=10kΩ
RL=10kΩ
RL=10kΩ
25 kHz Bandwidth
RL=10kΩ
fC=3.579545 MHz
ns
ns
ns
ns
ns
ns
ns *
ns 200 pF load
ns
15

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]