STM8AP6268TA Ver la hoja de datos (PDF) - STMicroelectronics
Número de pieza
componentes Descripción
Fabricante
STM8AP6268TA
STMicroelectronics
STM8AP6268TA Datasheet PDF : 89 Pages
| |||
Product overview
5
Product overview
STM8AF61xx, STM8AF62xx
This section is intended to describe the family features that are actually implemented in the
products covered by this datasheet.
For more detailed information on each feature please refer to the STM8S and STM8A
microcontroller families reference manual (RM0016).
5.1
5.1.1
5.1.2
5.1.3
STM8A central processing unit (CPU)
The 8-bit STM8A core is a modern CISC core and has been designed for code efficiency
and performance. It contains 21 internal registers (six directly addressable in each execution
context), 20 addressing modes including indexed indirect and relative addressing and 80
instructions.
Architecture and registers
● Harvard architecture
● 3-stage pipeline
● 32-bit wide program memory bus with single cycle fetching for most instructions
● X and Y 16-bit index registers, enabling indexed addressing modes with or without
offset and read-modify-write type data manipulations
● 8-bit accumulator
● 24-bit program counter with 16-Mbyte linear memory space
● 16-bit stack pointer with access to a 64 Kbyte stack
● 8-bit condition code register with seven condition flags for the result of the last
instruction.
Addressing
● 20 addressing modes
● Indexed indirect addressing mode for look-up tables located anywhere in the address
space
● Stack pointer relative addressing mode for efficient implementation of local variables
and parameter passing
Instruction set
● 80 instructions with 2-byte average instruction size
● Standard data movement and logic/arithmetic functions
● 8-bit by 8-bit multiplication
● 16-bit by 8-bit and 16-bit by 16-bit division
● Bit manipulation
● Data transfer between stack and accumulator (push/pop) with direct stack access
● Data transfer using the X and Y registers or direct memory-to-memory transfers
12/89
Doc ID 14952 Rev 6
Share Link: