DLO31F Ver la hoja de datos (PDF) - Data Delay Devices

Número de pieza

componentes Descripción

Fabricante

DLO31F

TTL-INTERFACED, GATED DELAY LINE OSCILLATOR

Data Delay Devices 

DLO31F

APPLICATION NOTES

THERMAL STABILITY

POWER SUPPLY BYPASSING

The delay line used internally to develop the clock

signals in the DLO31F has a thermal coefficient

of 100ppm/C. For low frequency units, this is also

the thermal coefficient of the output frequency.

For higher frequency units, however, other

internal effects must be considered, and the

actual thermal coefficient may be somewhat

higher.

The DLO31F relies on a stable power supply to

produce a repeatable frequency within the stated

tolerances. A 0.1uf capacitor from VCC to GND,

located as close as possible to the VCC pin, is

recommended. A wide VCC trace and a clean

ground plane should be used.

DEVICE SPECIFICATIONS

TABLE 1: ABSOLUTE MAXIMUM RATINGS

PARAMETER

SYMBOL MIN

MAX UNITS NOTES

DC Supply Voltage

Input Pin Voltage

Storage Temperature

Lead Temperature

VCC

VIN

TSTRG

TLEAD

-0.3

7.0

V

-0.3

VDD+0.3

V

-55

150

C

300

C

10 sec

TABLE 2: DC ELECTRICAL CHARACTERISTICS

(0C to 70C, 4.75V to 5.25V)

PARAMETER

SYMBOL MIN

High Level Output Voltage

VOH

2.5

Low Level Output Voltage

VOL

High Level Output Current

IOH

Low Level Output Current

IOL

High Level Input Voltage

VIH

2.0

Low Level Input Voltage

VIL

Input Clamp Voltage

VIK

Input Current at Maximum

IIHH

Input Voltage

High Level Input Current

IIH

Low Level Input Current

IIL

Short-circuit Output Current

IOS

-60

Output High Fan-out

Output Low Fan-out

TYP

3.4

0.35

MAX

0.5

-1.0

20.0

0.8

-1.2

0.1

20

-0.6

-150

25

12.5

UNITS

V

V

mA

mA

V

V

V

mA

NOTES

VCC = MIN, IOH = MAX

VIH = MIN, VIL = MAX

VCC = MIN, IOL = MAX

VIH = MIN, VIL = MAX

VCC = MIN, II = IIK

VCC = MAX, VI = 7.0V

µA

mA

mA

Unit

Load

VCC = MAX, VI = 2.7V

VCC = MAX, VI = 0.5V

VCC = MAX

TABLE 3: AC ELECTRICAL CHARACTERISTICS

(0C to 70C, 4.75V to 5.25V)

PARAMETER

Enable to Clock On (Inherent Delay)

Disable to Clock Off

Clock Skew

Gate Recovery Time

SYMBOL

tEO

tDO

tCS

tGR

MIN

3.5

3.5

2.5

50

TYP

5.5

5.5

3.5

MAX

7.0

7.0

4.5

UNITS

ns

ns

ns

% of Clock Period

Doc #98001

DATA DELAY DEVICES, INC.

2

3/17/98

Tel: 973-773-2299 Fax: 973-773-9672 http://www.datadelay.com

Share Link: