DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

T80C251TB Ver la hoja de datos (PDF) - Intel

Número de pieza
componentes Descripción
Fabricante
T80C251TB Datasheet PDF : 36 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
8xC251TB/TQ HIGH-PERFORMANCE CHMOS MICROCONTROLLER
Table 9. DC Characteristics at VCC = 4.5 – 5.5 V (Sheet 2 of 2)
Symbol
Parameter
Min
Typical
Max
Units Test Conditions
VOH1
Output High Voltage
(Port 0 in External
Address)
VCC – 0.3
VCC – 0.7
VCC – 1.5
V IOH = -200 µA
IOH = -3.2 mA
IOH = -7.0 mA
VOH2
Output High Voltage
(Port 2 in External
Address during Page
Mode)
VCC – 0.3
VCC – 0.7
VCC – 1.5
V IOH = -200 µA
IOH = -3.2 mA
IOH = -7.0 mA
IIL
Logical 0 Input
Current (Port 1, 2, 3)
-50
µA VIN = 0.45 V
ILI
Input Leakage
Current (Port 0)
+/-10
µA 0.45 < VIN < VCC
ITL
Logical 1-to-0
Transition Current
(Port 1, 2, 3)
-650
µA VIN = 2.0 V
RRST
RST Pulldown
40
Resistor
225
k
CIO
Pin Capacitance
IPD
Powerdown Current
10
(Note 4)
10
20
(Note 4)
pF FOSC = 24 MHz
TA = 25 °C
µA
IDL
Idle Mode Current
35
44
(Note 4)
mA FOSC = 24 MHz
ICC
Operating Current
70
83
(Note 4)
mA FOSC = 24 MHz
NOTES:
1. Under steady-state (non-transient) conditions, IOL must be externally limited as follows:
• Maximum IOL per port pin:10 mA
• Maximum IOL per 8-bit port:
port 0
26 mA
ports 1–3
15 mA
• Maximum Total IOL for
all output pins
71 mA
If IOL exceeds the test conditions, VOL may exceed the related specification. Pins are not guaranteed to sink current
greater than the listed test conditions.
2. Capacitive loading on ports 0 and 2 may cause spurious noise pulses above 0.4 V on the low-level outputs of ALE and
ports 1, 2, and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins
change from high to low. In applications where capacitive loading exceeds 100 pF, the noise pulses on these signals may
exceed 0.8 V. It may be desirable to qualify ALE or other signals with a Schmitt trigger or CMOS-level input logic.
3. Capacitive loading on ports 0 and 2 causes the VOH on ALE and PSEN# to drop below the specification when the address
lines are stabilizing.
Typical values are obtained using VCC = 5.0, TA = 25°C and are not guaranteed.
13

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]