DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

M65677FP Ver la hoja de datos (PDF) - Renesas Electronics

Número de pieza
componentes Descripción
Fabricante
M65677FP
Renesas
Renesas Electronics Renesas
M65677FP Datasheet PDF : 11 Pages
1 2 3 4 5 6 7 8 9 10
M65677FP
Pin Description (cont.)
Pin No
Pin Name
39
Yin
Type
I
40
N.C.
41
Cin
I
42
Ccomp
I
43
DAC
O
44
AVDD1
45
AVSS1
46
DAY
47
Cref
48
Yrel
49
Ycomp
50
N.C.
51
DVDD1
52
DVSS1
53
Xout
54
Xin
55
DVSS2
56
PXD7
57
PXD6
58
PXD5
59
PXD4
60
PXD3
61
PXD2
62
PXD1
63
PXD0
64
DVDD2
Supply
Supply
O
I
I
I
Supply
Supply
O
I
Supply
I
Supply
Function
The analog luma input from an external LPF.
This input has bias circuit. The signal must input via a capacitor.
No connection.
The analog chroma input from an external LPF.
This input has bias circuit. The signal must input via a capacitor.
Phase compensation for chroma or V output DAC.
It should be connected to the analog ground via a capacitor.
Chroma or V signal output.
The DAC output should be connected to the analog supply via a load resistor
(RL).
The output amplitude is set up by reference resistor (Rref) and RL.
Analog supply for DACs.
Analog ground for DACs.
Luma or U signal output.
It should be connected to the analog supply via a load resistor (RL).
The output amplitude is set up by reference resistor (Rref) and RL.
A reference current source for chroma or V signal output DAC.
It should be connected to the analog supply via a reference resistor (Rref).
A reference current source for Y or U DAC.
It should be connected to the analog supply via a reference resistor (Rref).
Phase compensation for Y or U DAC.
It should be connected to the analog ground via a capacitor.
No connection.
Digital supply for the internal logic.
Digital ground for the internal logic.
System clock output.
It must be in no connection except for a connection to a Xtal oscillator.
System clock input.
The clock frequency is only 27.0 MHz.
Digital ground for the I/O.
Pixel data inputs.
The acceptable video data are;
Multiplexed video data (Y/Cb/Cr) including timing reference code of SAV
and EAV, defined in CCIR Rec656
Multiplexed video data (Y/Cb/Cr) defined in CCIR Rec601
MSB and LSB are PXD7 and PXD0, respectively.
Digital supply for the I/O.
Absolute Maximum Ratings
Item
Supply voltage
Digital input voltage
Digital output voltage
Operating temperature
Storage temperature
Symbol
VDD
VI
VO
Ta
Tstg
Limits
Min
Typ
Max
Unit
–0.3
4.5
V
–0.3
VDD + 0.3
V
–0.3
–20
VDD + 0.3
V
+25
+75
°C
–40
+125
°C
REJ03F0189-0201 Rev.2.01 Mar 31, 2008
Page 5 of 8

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]