CY62146DV30L Ver la hoja de datos (PDF) - Cypress Semiconductor
Número de pieza
componentes Descripción
Fabricante
CY62146DV30L Datasheet PDF : 11 Pages
| |||
CY62146DV30
Switching Characteristics Over the Operating Range [12]
45 ns[10]
55 ns
70 ns
Parameter
Description
Min. Max. Min.
Max.
Min. Max. Unit
Read Cycle
tRC
Read Cycle Time
tAA
Address to Data Valid
tOHA
Data Hold from Address Change
tACE
CE LOW to Data Valid
tDOE
tLZOE
tHZOE
tLZCE
tHZCE
OE LOW to Data Valid
OE LOW to LOW Z[13]
OE HIGH to High Z[13, 14]
CE LOW to Low Z[13]
CE HIGH to High Z[13, 14]
tPU
CE LOW to Power-Up
tPD
CE HIGH to Power-Down
tDBE
BLE/BHE LOW to Data Valid
tLZBE
BLE/BHE LOW to Low Z[13]
tHZBE
BLE/BHE HIGH to HIGH Z[13, 14]
Write Cycle[15]
45
55
70
ns
45
55
70
ns
10
10
10
ns
45
55
70
ns
25
25
35
ns
5
5
5
ns
15
20
25
ns
10
10
10
ns
20
20
25
ns
0
0
0
ns
45
55
70
ns
25
25
35
ns
10
10
10
ns
15
20
25
ns
tWC
Write Cycle Time
45
55
70
ns
tSCE
CE LOW to Write End
40
40
60
ns
tAW
Address Set-up to Write End
40
40
60
ns
tHA
Address Hold from Write End
0
0
0
ns
tSA
Address Set-up to Write Start
0
0
0
ns
tPWE
WE Pulse Width
35
40
45
ns
tBW
BLE/BHE LOW to Write End
40
40
60
ns
tSD
Data Set-up to Write End
25
25
30
ns
tHD
tHZWE
tLZWE
Data Hold from Write End
WE LOW to High-Z[13, 14]
WE HIGH to Low-Z[13]
0
0
0
ns
15
20
25
ns
10
10
10
ns
Notes:
12. Test conditions for all parameters other than three-state parameters assume signal transition time of 3 ns (1V/ns) or less, timing reference levels of VCC(typ)/2,
input pulse levels of 0 to VCC(typ.), and output loading of the specified IOL/IOH as shown in the “AC Test Loads and Waveforms” section.
13. At any given temperature and voltage condition, tHZCE is less than tLZCE, tHZBE is less than tLZBE, tHZOE is less than tLZOE, and tHZWE is less than tLZWE for any
given device.
14. tHZOE, tHZCE, tHZBE, and tHZWE transitions are measured when the outputs enter a high-impedence state.
15. The internal Write time of the memory is defined by the overlap of WE, CE = VIL, BHE and/or BLE = VIL. All signals must be ACTIVE to initiate a write and any
of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates
the write.
Document #: 38-05339 Rev. *A
Page 5 of 11
Share Link: 