DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

CY7C68053-56BAXI Ver la hoja de datos (PDF) - Cypress Semiconductor

Número de pieza
componentes Descripción
Fabricante
CY7C68053-56BAXI
Cypress
Cypress Semiconductor Cypress
CY7C68053-56BAXI Datasheet PDF : 42 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
CY7C68053
CTL0-2. If tri-stated via GPIFIDLECTL, these pins must be
pulled to VCC_IO or GND or driven by another chip.
RESET#, WAKEUP#. These pins must be pulled to VCC_IO or
GND or driven by another chip during suspend.
Figure 3. FX2LP18 Internal Code Memory
FFFF
7.5 kBytes
USB regs and
4K FIFO buffers
E200
E1FF 0.5 kBytes RAM
E000 Data
.
.
.
3FFF
16 kBytes RAM
Code and Data
0000
3.10 Program/Data RAM
This section describes the FX2LP18 RAM.
3.10.1 Size
The FX2LP18 has 16 kBytes of internal program/data RAM. No
USB control registers appear in this space.
Memory maps are shown in Figure 3 and Figure 4.
3.10.2 Internal Code Memory
This mode implements the internal 16-kByte block of RAM
(starting at 0) as combined code and data memory. Only the
internal 16 kBytes and scratch pad 0.5 kBytes RAM spaces
have the following access:
USB download
USB upload
Setup data pointer
I2C interface boot load
3.11 Register Addresses
Figure 4. Register Address Memory
FFFF
4 kBytes EP2-EP8
buffers
(8 x 512)
F000
EFFF
E800
E7FF
E7C0
E7BF
E780
E77F
E740
E73F
E700
E6FF
E500
E4FF
E480
E47F
E400
E3FF
E200
E1FF
E000
2 kBytes RESERVED
64 Bytes EP1IN
64 Bytes EP1OUT
64 Bytes EP0 IN/OUT
64 Bytes RESERVED
8051 Addressable Registers
(512)
Reserved (128)
128 Bytes GPIF Waveforms
Reserved (512)
512 Bytes
8051 xdata RAM
3.12 Endpoint RAM
This section describes the FX2LP18 Endpoint RAM.
3.12.1 Size
3 × 64 bytes (Endpoints 0, 1)
8 × 512 bytes (Endpoints 2, 4, 6, 8)
3.12.2 Organization
EP0
Bidirectional endpoint zero, 64-byte buffer
EP1IN, EP1OUT
64-byte buffers: bulk or interrupt
EP2, 4, 6, 8
Eight 512-byte buffers: bulk, interrupt, or isochronous. EP4 and
EP8 can be double buffered, while EP2 and 6 can be double,
triple, or quad buffered. For high speed endpoint configuration
options, see Figure 5 on page 8.
3.12.3 Setup Data Buffer
A separate 8-byte buffer at 0xE6B8-0xE6BF holds the setup data
from a CONTROL transfer.
Document # 001-06120 Rev *J
Page 7 of 42
[+] Feedback

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]