DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

X3100 Ver la hoja de datos (PDF) - Xicor -> Intersil

Número de pieza
componentes Descripción
Fabricante
X3100 Datasheet PDF : 40 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
X3100/X3101 – Preliminary Information
over-charge and over-discharge protection circuitry is on
for approximately 2ms in each 125ms period. Over-
current monitoring is continuous. In monitor mode (see
page 20) over-charge and over-discharge monitoring is
also continuous.
Over-charge Protection
The X3100 and X3101 monitor the voltage on each
battery cell (VCELL). If for any cell, VCELL > VOV for a
time exceeding TOV, then the Charge FET will be
switched OFF (OVP/LMON=VCC). The device has now
entered Over-charge protection mode (Figure 5). The
status of the discharge FET (via pin UVP) will remain
unaffected.
While in over-charge protection mode, it is possible to
change the state of the OVPC bit in the control register
such that OVP/LMON=Vss (Charge FET=ON).
Although the OVPC bit in the control register can be
changed, the change will not be seen at pin OVP until
the X3100 or X3101 returns from over-charge
protection mode.
The over-charge detection delay TOV, is varied using a
capacitor (COV) connected between pin OVT and GND.
A typical delay time is shown in Table 10. The delay TOV
that results from a particular capacitance COV, can be
approximated by the following linear equation:
TOV (s) 10 x COV (µF).
Table 19. Typical over-charge detection time
Symbol
TOV
COV
0.1µF
Delay
1.0s (Typ)
The device further continues to monitor the battery cell
voltages, and is released from over-charge protection
mode when VCELL< VOVR, for all cells. When the X3100
or X3101 is released from over-charge protection
mode, the charge FET is automatically switched ON
(OVP/LMON=VSS). When the device returns from over-
charge protection mode, the status of the discharge
FET (pin UVP/OCP) remains unaffected.
The value of VOV can be selected from the values
shown in Table 4 by setting bits VOV1, VOV0. These bits
are set by using the WCFIG instruction to write to the
configuration register.
Figure 5. Over-charge Protection Mode—Event Diagram
Normal Operation Mode
VCELL
TOV
OVP/LMON
Over-charge
Protection
Mode
Normal Operation Mode
VOV
VOVR
VCC
VSS
Event
0
1
2
3
REV 1.1.8 12/10/02
www.xicor.com
Characteristics subject to change without notice. 13 of 40

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]