TTRN012G7 Ver la hoja de datos (PDF) - Agere -> LSI Corporation
Número de pieza
componentes Descripción
Fabricante
TTRN012G7
Agere -> LSI Corporation
TTRN012G7 Datasheet PDF : 22 Pages
| |||
TTRN012G5 and TTRN012G7
Clock Synthesizer, 16:1 Data Multiplexer
Preliminary Data Sheet
August 2000
Pin Information (continued)
Table 3. Pin Descriptions—Reset and Test Signals
Pin
Symbol* Type† Level
Name/Description
40
RESETN
Iu CMOS Reset (Active-Low). Resets all synchronous logic. During a
reset, the true data outputs are in the low state and the barred
data outputs are in the high state.
0 = reset
1 or no connection = normal operation
6
TSTCKP
I
CML Test Clock Input. Buffer is powered down when TESTN = 1.
8
TSTCKN
10
TESTN
Iu CMOS Test Clock Select (Active-Low).
0 = select test clock
1 or no connection = select internal VCO
* Differential pairs are indicated by P and N suffixes. For nondifferential pins, N at the end of the symbol name designates active-low.
† I = input, O = output. Iu indicates an internal pull-up resistor on this pin.
Table 4. Pin Descriptions—Power and No-Connect Signals
Note: VCCA and VCCD have the same dc value, which is represented as VCC unless otherwise specified. However,
high-frequency filtering is suggested between the individual supplies.
Pin
108, 109, 114,
126, 127
2, 3, 5, 7, 9,
12, 20, 24, 29,
34, 35, 48, 51,
54, 63, 70, 80,
90, 104, 107
1, 4, 13, 16,
19, 25, 28, 31,
32, 37—39,
55, 58, 64, 65,
75, 85, 95,
100—103,
117—124, 128
36, 45, 115,
116, 125
Symbol*
VCCA
VCCD
GND
NC
Type† Level
Name/Description
I
Power Analog Power Supply (3.3 V).
I
Power Digital Power Supply (3.3 V).
I Ground Ground.
—
— No Connection. Pin 45 has an internal pull-up resistance
of approximately 25 kΩ. All of these pins must be left open.
* Differential pairs are indicated by P and N suffixes. For nondifferential pins, N at the end of the symbol name designates active-low.
† I = input, O = output. Iu indicates an internal pull-up resistor on this pin.
8
Lucent Technologies Inc.
Share Link: