DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

STP08CDC596M(2005) Ver la hoja de datos (PDF) - STMicroelectronics

Número de pieza
componentes Descripción
Fabricante
STP08CDC596M Datasheet PDF : 20 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
STP08CDC596
RUNNING THE DETECTION MODE
Phase One: “Entering In Detection Mode”
From the “Normal Mode” condition the device can
switch to the “Error Detection Mode” by a logic
Table 9: Entering In Detection Truth Table
sequence on the OE/DM2 and LE/DM1 pins as
showed in the following Table and Diagram:
CLK
OE/DM2
H
L
H
H
H
LE/DM1
L
L
L
H
L
Figure 13: Entering In Detection Timing Diagram
After these five CLK cycles the device goes into
the” Error Detection Mode” and at the 6th rise front
of CLK the SDI data are ready for the sampling.
Phase Two: “Error Detection”
The eight data bits must be set “1” in order to set
ON all the outputs during the detection. The data
are latched by LE/DM1 and after that the outputs
are ready for the detection process. When the
Figure 14: Detection Diagram
Micro controller switches the OE/DM2 to LOW, the
device drives the LEDs in order to analyze if an
OPEN or SHORT condition has occurred.
9/20

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]