SC18IS600IPW_06 Ver la hoja de datos (PDF) - NXP Semiconductors.
Número de pieza
componentes Descripción
Fabricante
SC18IS600IPW_06 Datasheet PDF : 28 Pages
| |||
NXP Semiconductors
SC18IS600/601
SPI to I2C-bus interface
9. Dynamic characteristics
Table 12. Dynamic characteristics
VDD = 2.4 V to 3.6 V; Tamb = −40 °C to +85 °C (industrial); unless otherwise specified.[1]
Symbol Parameter
Conditions
Variable clock
Min
Max
fosc = 12 MHz Unit
Min Max
fosc(RC) internal RC oscillator nominal f = 7.3728 MHz; trimmed to
frequency (SC18IS600) ±1 % at Tamb = 25 °C
External clock input (SC18IS601); see Figure 22
7.189
7.557
7.189 7.557 MHz
fosc
oscillator frequency
TCLCL clock cycle time
tCHCX clock HIGH time
tCLCX
clock LOW time
tCLCH
clock rise time
tCHCL
clock fall time
Glitch filter
VDD = 2.4 V to 3.6 V
0
12
-
83
-
-
22 TCLCL − tCLCX 22
22 TCLCL − tCHCX 22
-
8
-
-
8
-
- MHz
- ns
- ns
- ns
8 ns
8 ns
tgr[2]
glitch rejection time
RESET pin
any pin except RESET
-
50
-
50 ns
-
15
-
15 ns
tsa
signal acceptance time RESET pin
any pin except RESET
125
-
125
- ns
50
-
50
- ns
SPI slave interface
fSPI
TSPICYC
tSPILEAD
tSPILAG
tSPICLKH
tSPICLKL
tSPIDSU
tSPIDH
tSPIA
tSPIDIS
tSPIDV
SPI operating frequency 2.0 MHz
SPI cycle time
2.0 MHz
SPI enable lead time 2.0 MHz
SPI enable lag time
SPICLK HIGH time
SPICLK LOW time
SPI data setup time
SPI data hold time
SPI access time
SPI disable time
2.0 MHz
SPI enable to output
data valid time
2.0 MHz
3.0 MHz
0
6⁄fosc
4
4
3⁄fosc
3⁄fosc
100
100
0
0
0
0
fosc⁄6
-
-
-
-
-
-
-
120
240
240
167
0
2.0 MHz
500
- ns
4
- µs
4
- µs
190
- ns
190
- ns
100
- ns
100
- ns
0
120 ns
-
240 ns
-
240 ns
-
167 ns
tSPIOH
SPI output data hold
time
0
-
0
- ns
tSPIR
SPI rise time
SPI outputs (SPICLK, MOSI, MISO)
-
SPI inputs (SPICLK, MOSI, MISO,
-
SS)
100
2000
-
100 ns
- 2000 ns
tSPIF
SPI fall time
SPI outputs (SPICLK, MOSI, MISO)
-
SPI inputs (SPICLK, MOSI, MISO,
-
SS)
100
2000
-
100 ns
- 2000 ns
[1] Parameters are valid over operating temperature range unless otherwise specified. Parts are tested to 2 MHz, but are guaranteed to
operate down to 0 Hz.
[2] SCL and SDA do not have glitch suppression circuits.
SC18IS600_601_3
Product data sheet
Rev. 03 — 13 December 2006
© NXP B.V. 2006. All rights reserved.
18 of 28
Share Link: 