SAA7121 Ver la hoja de datos (PDF) - Philips Electronics
Número de pieza
componentes Descripción
Fabricante
SAA7121 Datasheet PDF : 32 Pages
| |||
Philips Semiconductors
Digital Video Encoder (ConDENC)
Preliminary specification
SAA7120; SAA7121
Slave Receiver
Table 7 Subaddress 26 and 27
DATA BYTE
WSS
WSSON
LOGIC
LEVEL
−
0
1
DESCRIPTION
wide screen signalling bits:
13 to 11 = reserved
10 to 8 = subtitles
7 to 4 = enhanced services
3 to 0 = aspect ratio
wide screen signalling output is disabled
wide screen signalling output is enabled
Table 8 Subaddress 28 and 29
DATA BYTE
BS
LOGIC
LEVEL
−
DESCRIPTION
starting point of burst in clock cycles
BE
−
ending point of burst in clock cycles
DECCOL
DECFIS
0
disable colour detection bit of RTCI input
1
enable colour detection bit of RTCI input
0
field sequence as FISE in subaddress 61
1
field sequence as FISE bit in RTCI input
REMARKS
PAL : BS = 33 (21H)
NTSC : BS = 25 (19H)
PAL : BS = 29 (1DH)
NTSC : BS = 29 (1DH)
bit RTCE must be set to 1 (see Fig.10)
bit RTCE must be set to 1 (see Fig.10)
Table 9 Subaddress 2A to 2D
DATA BYTE
DESCRIPTION
CGO0
first byte of Copy guard data, odd field
CGO1
second byte of Copy guard data, odd field
CGE0
first byte of Copy guard data, even field
CGE1
second byte of Copy guard data, even field
REMARKS
LSBs of the respective bytes are encoded
immediately after run-in and framing code, the
MSBs of the respective bytes have to carry the
parity bit, in accordance with the definition of
Line 20 encoding format.
Table 10 Subaddress 2E
DATA BYTE
CCEN1
0
0
1
1
CCEN0
0
1
0
1
DESCRIPTION
copy guard encoding off
enables encoding in field 1 (odd)
enables encoding in field 2 (even)
enables encoding in both fields
1997 Jan 06
14
Share Link: 