DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

S5L9274 Ver la hoja de datos (PDF) - Samsung

Número de pieza
componentes Descripción
Fabricante
S5L9274 Datasheet PDF : 36 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
S5L9274
DECODER FOR CD-MP3/CD-ROM
MODE 3 - Single PLL Mode ( H_CKG_CMD0[2:1] = 10 or 00 , PLL_BYPASS = LOW)
H_PLL0_P0
H_PLL0_M0
H_PLL0_S0
Host Control H_PLL0_P1
H_PLL0_M1
H_PLL0_S1
H_CKG_DIV_XY
H_CKG_CMD0
CLK (I)
PIN SETTING ACLK_EXT (I)
XI
XO
aclk = 12.3159MHz
clk = 36.9MHz
20 (D)
40 (D)
0 (D)
xxxx xxxx (B)
xxxx xxxx (B)
xxxx xxxx (B)
xx10 xxxx (B)
0000 0100 (B)
aclk = 16.9344MHz
clk =38.7MHz
19 (D)
40 (D)
0 (D)
xxxx xxxx (B)
xxxx xxxx (B)
xxxx xxxx (B)
xxxx xxxx (B)
0000 0000 (B)
CONNECTED TO XOUT
TIED TO GND
16.9344MHz X-tal
16.9344MHz X-tal
aclk = 18.407MHz
clk = 36.8MHz
21 (D)
42 (D)
0 (D)
xxxx xxxx (B)
xxxx xxxx (B)
xxxx xxxx (B)
xx01 xxxx (B)
0000 0100 (B)
MODE 4 - PLL BYPASS Mode (PLL_BYPASS = HIGH)
Host Control
PIN SETTING
H_PLL0_P0
H_PLL0_M0
H_PLL0_S0
H_PLL0_P1
H_PLL0_M1
H_PLL0_S1
H_CKG_DIV_XY
H_CKG_CMD0
CLK (I)
ACLK_EXT (I)
XI
XO
aclk = External Source (ACLK_EXT)
clk = External Source (CLK)
xxxx xxxx (B)
xxxx xxxx (B)
xxxx xxxx (B)
xxxx xxxx (B)
xxxx xxxx (B)
xxxx xxxx (B)
xxxx xxxx (B)
xxxx xxxx (B)
System Clock Frequency
Audio Clock Frequency (384Fs)
TIED TO GND
OPEN
18

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]