DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

RT8251GSP Ver la hoja de datos (PDF) - Richtek Technology

Número de pieza
componentes Descripción
Fabricante
RT8251GSP
Richtek
Richtek Technology Richtek
RT8251GSP Datasheet PDF : 16 Pages
First Prev 11 12 13 14 15 16
RT8251
SOP-8 (Exposed Pad) pad (Figure 6a), θJA is 75°C/W.
Adding copper area of pad under the SOP-8 (Exposed
Pad) (Figure 6.b) reduces the θJA to 64°C/W. Even further,
increasing the copper area of pad to 70mm2 (Figure 6.e)
reduces the θJA to 49°C/W.
The maximum power dissipation depends on operating
ambient temperature for fixed TJ(MAX) and thermal
resistance θJA. For RT8251 packages, the derating curves
in Figure 7 and Figure 8 allow the designer to see the
effect of rising ambient temperature on the maximum power
dissipation allowed.
2.2
2.0
1.8
1.6
1.4
1.2
1.0
0.8
0.6
0.4
0.2
0.0
0
Four Layer PCB
Copper Area
70mm2
50mm2
30mm2
10mm2
Min.Layout
25
50
75
100
125
Ambient Temperature (°C)
Figure 7. Derating Curves for PSOP-8 Package
(a) Copper Area = (2.3 x 2.3) mm2, θJA = 75°C/W
(b) Copper Area = 10mm2, θJA = 64°C/W
(c) Copper Area = 30mm2 , θJA = 54°C/W
1.6
Four Layer PCB
1.4
1.2
1.0
WQFN-16L 3x3
0.8
0.6
0.4
0.2
0.0
0
15 30 45 60 75 90 105 120 135
Ambient Temperature (°C)
Figure 8. Derating Curves for WQFN Package
(d) Copper Area = 50mm2 , θJA = 51°C/W
(e) Copper Area = 70mm2 , θJA = 49°C/W
Figure 6. Themal Resistance vs. Copper Area Layout
Design
Copyright ©2013 Richtek Technology Corporation. All rights reserved.
www.richtek.com
12
is a registered trademark of Richtek Technology Corporation.
DS8251-04 February 2013

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]