PC8564A-1 Ver la hoja de datos (PDF) - NXP Semiconductors.
Número de pieza
componentes Descripción
Fabricante
PC8564A-1 Datasheet PDF : 48 Pages
| |||
NXP Semiconductors
PCF8564A
Real time clock and calendar
9. Characteristics of the I2C-bus
The I2C-bus is for bidirectional, two-line communication between different ICs or modules.
The two lines are a Serial DAta line (SDA) and a Serial CLock line (SCL). Both lines must
be connected to a positive supply via a pull-up resistor. Data transfer may be initiated only
when the bus is not busy.
9.1 Bit transfer
One data bit is transferred during each clock pulse. The data on the SDA line must remain
stable during the HIGH period of the clock pulse as changes in the data line at this time
will be interpreted as a control signal (see Figure 11).
6'$
6&/
Fig 11. Bit transfer
GDWDOLQH
VWDEOH
GDWDYDOLG
FKDQJH
RIGDWD
DOORZHG
PEF
9.2 START and STOP conditions
Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW
transition of the data line, while the clock is HIGH, is defined as the START condition (S).
A LOW-to-HIGH transition of the data line, while the clock is HIGH, is defined as the
STOP condition (P), see Figure 12.
6'$
6'$
6&/
6
67$57FRQGLWLRQ
Fig 12. Definition of START and STOP conditions
3
6723FRQGLWLRQ
6&/
PEF
9.3 System configuration
A device generating a message is a transmitter, a device receiving a message is the
receiver. The device that controls the message is the master; and the devices which are
controlled by the master are the slaves (see Figure 13).
PCF8564A
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 3 — 26 August 2013
© NXP B.V. 2013. All rights reserved.
21 of 48
Share Link: 