DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

PCF2119VU-2 Ver la hoja de datos (PDF) - Philips Electronics

Número de pieza
componentes Descripción
Fabricante
PCF2119VU-2
Philips
Philips Electronics Philips
PCF2119VU-2 Datasheet PDF : 68 Pages
First Prev 51 52 53 54 55 56 57 58 59 60 Next Last
This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in
_white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in
white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...
STEP
I2C BYTE
DISPLAY
12 to 15
|
|
|
|
16 ‘write data’ to DDRAM
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Ack PHILIPS_
010100111
17 (optional I2C stop) I2C start + slave address for write PHILIPS_
(as step 8)
18 control byte
Co RS 0 0 0 0 0 0 Ack PHILIPS_
100000001
19 return home
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Ack PHILIPS
000000101
20 I2C start
PHILIPS
21 slave address for read
SA6 SA5 SA4 SA3 SA2 SA1 SA0 R/W Ack PHILIPS
011101011
22 control byte for read
Co RS 0 0 0 0 0 0 Ack PHILIPS
011000001
23 ‘read data’: 8 × SCL + master acknowledge; note 2
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Ack PHILIPS
XXXXXXXX0
OPERATION
writes ‘S’
sets DDRAM address 0 in address counter (also returns shifted
display to original position; DDRAM contents unchanged); this
instruction does not update the Data Register (DR)
during the acknowledge cycle the content of the DR is loaded
into the internal I2C-bus interface to be shifted out; in the
previous instruction neither a ‘set address’ nor a ‘read data’ has
been performed; therefore the content of the DR was unknown;
the R/W has to be set to 1 while still in I2C-write mode
DDRAM content will be read from following instructions
8 × SCL; content loaded into interface during previous
acknowledge cycle is shifted out over SDA; MSB is DB7; during
master acknowledge content of DDRAM address 01 is loaded
into the I2C-bus interface

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]