DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

NCV7382 Ver la hoja de datos (PDF) - ON Semiconductor

Número de pieza
componentes Descripción
Fabricante
NCV7382
ON-Semiconductor
ON Semiconductor ON-Semiconductor
NCV7382 Datasheet PDF : 16 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
NCV7382
ELECTRICAL CHARACTERISTICS (VS = 7.0 to 18 V, VCC = 4.5 to 5.5 V and TA = 40 to 125°C unless otherwise noted.)
Characteristic
Symbol
Condition
Min
Typ
Max
Unit
TXD, EN
High Level Input Voltage
Low Level Input Voltage
TxD Pullup Resistor
EN Pulldown Resistor
RXD
Low Level Output Voltage
Leakage Current
INH
Vih
Vil
RIH_TXD
RIL_EN
Rising Edge
Falling Edge
VTxD = 0 V
VEN = 5.0 V
Vol_rxd
Vleak_rxd
IRxD = 2.0 mA
VRxD = 5.5 V, Recessive
0.7*VCC
V
0.3*VCC
V
10
15
25
kW
20
30
50
kW
0.9
V
10
10
mA
On Resistance
Leakage Current
Ron_INH
IINH_lk
Normal or Standby Mode,
VINH = VS 1.0 V, VS = 12 V
EN = L, VINH = 0 V
20
5.0
50
W
5.0
mA
AC CHARACTERISTICS
Characteristic
Symbol
Condition
Min
Typ
Max
Unit
Propagation Delay Transmitter
(Notes 7 and 9)
ttrans_pdf
ttrans_pdr
Bus Loads: 1.0 KW/1.0 nF,
660 W/6.8 nF, 500 W/10 nF
Propagation Delay Transmitter Symmetry
ttrans_sym Calculate ttrans_pdf ttrans_pdr
2.0
(Notes 8 and 9)
5.0
ms
2.0
ms
Propagation Delay Receiver
(Notes 7, 9, 12, 13 and 14)
trec_pdf
trec_pdr
CRxD = 20 pF
Propagation Delay Receiver Symmetry
trec_sym
Calculate ttrans_pdf ttrans_pdr
2.0
(Notes 9, 11 and 12)
6.0
ms
2.0
ms
Slew Rate Rising and Falling Edge,
High Battery (Notes 8, 11 and 12)
|tSR_HB| Bus Loads: VS = 18 V,
1.0
2.0
3.0
V/ms
1.0 KW/1.0 nF, 660 W/6.8 nF,
500 W/10 nF
Slew Rate Rising and Falling Edge,
Low Battery (Notes 8, 11 and 12)
|tSR_LB| Bus Loads: VS = 7.0 V,
0.5
2.0
3.0
V/ms
1.0 KW/1.0 nF, 660 W/6.8 nF,
500 W/10 nF
Slope Symmetry, High Battery
(Notes 11 and 12)
Bus Duty Cycle (Note 13)
Receiver Debounce Time
(Notes 8, 11 and 14)
tssym_HB Bus Loads: VS = 18 V,
5.0
+5.0
ms
1.0 kW/1.0 nF, 660 W/6.8 nF,
500 W/10 nF,
Calculate tsdom – tsrec
D1
Calculate tBUS_rec(min)/100 ms
0.396
ms/ms
D2
Calculate tBUS_rec(max)/100 ms
0.581 ms/ms
trec_deb
BUS Rising and Falling Edge
1.5
4.0
ms
Wakeup Filter Time
twu
Sleep Mode,
BUS Rising & Falling Edge
30
150
ms
EN Debounce Time
ten_deb
Normal > Sleep Mode Transi-
10
20
40
ms
tion
7. Propagation delays are not relevant for LIN protocol transmission, value only information parameter.
8. No production test, guaranteed by design and qualification.
9. See Figure 2 Input/Output Timing.
10. See Figure 8 Slope Time Calculation.
11. See Figure 3 Receiver Debouncing.
12. In accordance to LIN physical layer specification 1.3.
13. In accordance to LIN physical layer specification 2.0.
14. This parameter is tested by applying a square wave to the bus. The minimum slew rate for the bus rising and falling edges is 50 V/ms.
http://onsemi.com
5

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]