LV8041FN Ver la hoja de datos (PDF) - SANYO -> Panasonic
Número de pieza
componentes Descripción
Fabricante
LV8041FN Datasheet PDF : 24 Pages
| |||
LV8041FN
Continued from preceding page.
Parameter
Symbol
Conditions
H Bridge Drivers (Channels 5 and 6)
Output on-resistance
Ronu
Rond
Ta 25qC, IO 400 mA,
Upper side on-resistance
Ta 25qC, IO 400 mA,
Lower side on-resistance
Output leakage current
Diode forward voltage 1
IOleak
VD1
ID 400 mA
Logic pin input current
Logic high-level input voltage
Logic low-level input voltage
IINL
IINH
VINH
VINL
VIN 0 V (PWM5, PWM6)
VIN 5 V (PWM5, PWM6)
PWM5, PWM6
PWM5, PWM6
Step 16 (Initial state, channel 5 comparator
level)
Step 14 (Initial state +1)
Current selection
reference levels when
microstepping is
selected
2W1-2
phase
drive
Step 12 (Initial state +2)
Step 10 (Initial state +3)
Step 8 (Initial state +4)
Step 6 (Initial state +5)
Step 4 (Initial state +6)
Step 2 (Initial state +7)
Monitor pin (MO56 pin) output
voltage
VMOH
VMOL
IMO 50 PA, VM 5 V
IMO 50 PA
VSEN1
(D7, D6) (0, 0)
Current control reference voltage
VSEN2
VSEN3
(D7, D6) (0, 1)
(D7, D6) (1, 0)
VSEN4
(D7, D6) (1, 1)
Constant Current Forward/Reverse Motor Driver (Channel 7)
Output on-resistance
Ronu
Rond
Ta 25qC, IO 400 mA,
Upper side on-resistance
Ta 25qC, IO 400 mA,
Lower side on-resistance
Output leakage current
Diode forward voltage 1
IOleak
VD1
ID 400 mA
Logic pin input current
Logic high-level input voltage
Logic low-level input voltage
Constant current output
IINL
IINH
VINH
VINL
IOUT
VIN 0 V (IN71, IN72)
VIN 5 V (IN71, IN72)
IN71, IN72
IN71, IN72
Rload 3 :, RF 0.5 :,
LIM7 0.2 V
VREF7 output voltage
VREF7
LIM7 input current
ILIM7
LIM7 0 V
FC7 Rapid charge current
Irafc7
FC7 steady-state charge current
Ichfc7
FC7 steady-state discharge current
Idisfc7
Serial Data Transfer Pins
Logic pin input current
Logic high-level input voltage
Logic low-level input voltage
Minimum SCLK high-level pulse width
IINL
IINH
VINH
VINL
Tsch
VIN 0 V (SCLK, DATA, STB)
VIN 5 V (SCLK, DATA, STB)
SCLK, DATA, STB
SCLK, DATA, STB
Minimum SCLK low-level pulse width
Tscl
Stipulated STB time
Tlat
Minimum STB pulse width
Tlatw
Data setup time
Tds
Data hold time
Tdh
Maximum CLK frequency
Fclk
Ratings
Unit
0.45
0.55
:
0.45
0.55
:
1
50
PA
0.6
0.9
1.2
V
1.0
PA
50
70
PA
3.5
V
1.5
V
0.188
0.2 0.218
V
0.188
0.2 0.218
V
0.170 0.185 0.200
V
0.156 0.171 0.186
V
0.133 0.148 0.163
V
0.100 0.115 0.130
V
0.065 0.080 0.095
V
0.030 0.043 0.058
V
4.5
4.9
VCC
V
0
0.1
0.5
V
0.188
0.2 0.218
V
0.119 0.134 0.149
V
0.085
0.1 0.115
V
0.051 0.066 0.081
V
0.6
3.5
384
0.19
500
5
5
3.5
0.125
0.125
0.125
0.125
0.125
0.125
0.5
0.6
:
0.5
0.6
:
1
50
PA
0.9
1.2
V
1.0
PA
50
70
PA
V
1.5
V
400
416
mA
0.2
0.21
V
1.0
PA
670
850
PA
10
15
PA
10
15
PA
1.0
PA
50
70
PA
V
1.5
V
Ps
Ps
Ps
Ps
Ps
Ps
4 MHz
No.7944-3/24
Share Link: 