DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

IDT5V9882T Ver la hoja de datos (PDF) - Integrated Device Technology

Número de pieza
componentes Descripción
Fabricante
IDT5V9882T
IDT
Integrated Device Technology IDT
IDT5V9882T Datasheet PDF : 31 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
IDT5V9882T
3.3V EEPROM PROGRAMMABLE CLOCK GENERATOR
INDUSTRIAL TEMPERATURE RANGE
PROGSAVE
S Address R/W ACK Command Code ACK P
7-bits 0 1-bit 8-bits:xxxxxx01 1-bit
PROGRESTORE
S Address R/W ACK Command Code ACK P
7-bits 0 1-bit 8-bits:xxxxxx10 1-bit
NOTE:
PROGWRITE is for writing to the 5v9882T registers.
PROGREAD is for reading the 5v9882T registers.
PROGSAVE is for saving all the contents of the 5v9882T registers to the EEPROM.
PROGRESTORE is for loading the entire EEPROM contents to the 5v9882T registers.
EEPROM INTERFACE
The IDT5V9882T can also store its configuration in an internal EEPROM. The contents of the device's internal programming registers can be saved to the
EEPROM by issuing a save instruction (ProgSave) and can be loaded back to the internal programming registers by issuing a restore instruction (ProgRestore).
To initiate a save or restore using I2C, only two bytes are transferred. The Device Address is issued with the read/write bit set to "0", followed by the appropriate
command code. The save or restore instruction executes after the STOP condition is issued by the Master, during which time the IDT5V9882T will not generate
Acknowledge bits. The 5V9882T will acknowledge the instructions after it has completed execution of them. During that time, the I2C bus should be interpreted
as busy by all other users of the bus.
In order for the save and restore instructions to function properly, the IDT5V9882T must not be in shutdown mode (SHUTDOWN pin asserted). In the event
of an interrupt of some sort such as a power down of the part in the middle of a save or restore operation, the contents to or from the EEPROM will be partially
loaded, and a CRC error will be generated. The CERR bit (0x81) will be asserted to indicate that an error has occurred. The LOSS_LOCK signal will also
be asserted.
On power-up of the IDT5V9882T, an automatic restore is performed to load the EEPROM contents into the internal programming registers. The auto-restore
will not function properly if the device is in shutdown mode (SHUTDOWN pin asserted). The IDT5V9882T will be ready to accept a programming instruction
once it acknowledges its 7-bit I2C address.
20

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]