IDT5V9882T
3.3V EEPROM PROGRAMMABLE CLOCK GENERATOR
INDUSTRIAL TEMPERATURE RANGE
MANUAL FREQUENCY CONTROL (MFC) BLOCK DIAGRAM
PLL0
Prescaler "D"
CONFIG0
CONFIG1
CONFIG2
CONFIG3
VCO
Multiplier "M"
CONFIG0
CONFIG1
CONFIG2
CONFIG3
ODIV
ODIV
ODIV
ODIV
OUTPUT MUX
Output Divider P2
CONFIG0
CONFIG1
ODIV
Output Divider P3
CONFIG0
CONFIG1
ODIV
MFC = MODE
NOTES:
This illustration shows how the configurations are arranged for each PLL. There is an ODIV bit associated with each of the four configurations.
- GIN0 and GIN1 control four configurations from PLL0.
- ODIV from each configuration determines the selection of two Output Divider Px Configurations.
15