HT46R652-100 Ver la hoja de datos (PDF) - Holtek Semiconductor

Número de pieza

componentes Descripción

Fabricante

HT46R652-100

A/D with LCD Type 8-Bit OTP MCU

Holtek Semiconductor 

HT46R652

timer/event counter and ends at FFFFH. Once an over-

flow occurs, the counter is reloaded from the timer/event

counter preload register, and generates an interrupt re-

quest flag, T0F; bit 6 of INTC0 and T1F; bit 4 of INTC1.

In the pulse width measurement mode with the values of

the T0ON/T1ON and T0E/T1E bits equal to 1, after the

TMR0 or TMR1 pin has received a transient from low to

high, or high to low if the T0E/T1E bit is ²0², it will start

counting until the TMR0 or TMR1 pin returns to its origi-

nal level and resets the T0ON/T1ON bit. The measured

result remains in the timer/event counter even if the acti-

vated transient occurs again. In other words, only a sin-

gle measurement can be made until the T0ON/T1ON is

again set. In this operation mode, the timer/event coun-

ter begins counting, not according to the logic level on

the pins, but according to the transient edges. In the

case of counter overflows, the counter is reloaded from

the timer/event counter register and issues an interrupt

request, as in the other two modes, i.e., event and timer

modes.

Bit No.

Label

Function

To define the prescaler stages.

T0PSC2, T0PSC1, T0PSC0=

000: fINT=fSYS

0

1

2

T0PSC0

T0PSC1

T0PSC2

001: fINT=fSYS/2

010: fINT=fSYS/4

011: fINT=fSYS/8

100: fINT=fSYS/16

101: fINT=fSYS/32

110: fINT=fSYS/64

111: fINT=fSYS/128

Defines the TMR0 active edge of the timer/event counter:

In Event Counter Mode (T0M1,T0M0)=(0,1):

1: count on falling edge;

3

T0E

0: count on rising edge

In Pulse Width measurement mode (T0M1,T0M0)=(1,1):

1: start counting on the rising edge, stop on the falling edge;

0: start counting on the falling edge, stop on the rising edge

4

T0ON Enable/disable timer counting (0=disabled; 1=enabled)

5

¾

Unused bit, read as ²0²

Defines the operating mode T0M1, T0M0=

6

7

T0M0

T0M1

01= Event count mode (External clock)

10= Timer mode (Internal clock)

11= Pulse Width measurement mode (External clock)

00= Unused

TMR0C (0EH) Register

Bit No.

0~2

3

4

5

6

7

Label

¾

T1E

T1ON

T1S

T1M0

T1M1

Function

Unused bit, read as ²0²

Defines the TMR1 active edge of the timer/event counter:

In Event Counter Mode (T1M1,T1M0)=(0,1):

1: count on falling edge;

0: count on rising edge

In Pulse Width measurement mode (T1M1,T1M0)=(1,1):

1: start counting on the rising edge, stop on the falling edge;

0: start counting on the falling edge, stop on the rising edge

Enable/disable timer counting (0= disabled; 1= enabled)

Defines the TMR1 internal clock source (0=fSYS/4; 1=32768Hz)

Defines the operating mode T1M1, T1M0=

01= Event count mode (External clock)

10= Timer mode (Internal clock)

11= Pulse Width measurement mode (External clock)

00= Unused

TMR1C (11H) Register

Rev. 1.00

19

December 19, 2006

Share Link: