DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

EM73P982 Ver la hoja de datos (PDF) - ELAN Microelectronics

Número de pieza
componentes Descripción
Fabricante
EM73P982
EMC
ELAN Microelectronics EMC
EM73P982 Datasheet PDF : 41 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
EM73P982
4-BIT MICROCONTROLLER
For the pulse width measurement mode, the counter only incresed by the rising edge of internal pulse rate as
external timer/counter input (P8.1/TRGB, P8.3/TRGA), interrupt request will be generated as soon as
timer/counter count overflow.
P8.1/TRGB(P8.3/TRGA)
Internal pulse
TimerB(TimerA) value
n n+1 n+2 n+3 n+4 n+5
PROGRAM EXAMPLE: Enable timerA by pulse width measurement mode.
LDIA #1100b;
OUTA P28; Enable timerA with pulse width measurement mode.
INTERRUPT FUNCTION
There are 5 interrupt sources, 1 external interrupt sources, 4 internal interrupt sources. Multiple
interrupts are admitted according the priority.
Type
Interrupt source
External
Internal
Internal
Internal
Internal
Internal
Externalinterrupt(INT0)
Reserved
TimerA overflow interrupt (TRGA)
TimerB overflow interrupt (TRGB)
Time base interrupt(TBI)
Speech ending interrupt (SPI)
Priority
1
2
3
4
5
6
Interrupt
Latch
IL5
IL4
IL3
IL2
IL1
IL0
Interrupt
Enable condition
EI=1
EI=1, MASK3=1
EI=1, MASK2=1
EI=1, MASK1=1
EI=1,MASK0=1
Program ROM
entry address
002h
004h
006h
008h
00Ah
00Ch
INTERRUPT STRUCTURE
Reset by system reset and program
instruction
MASK0 MASK1 MASK1 MASK2 MASK3
SPI
TBI TRGB TRGA Reserved
r0
r1
r2
r3
r4
INT0
r5
IL0
IL1
IL2
IL3
IL4
IL5
Reset by system reset and program
instruction
Set by program instruction
by EICIL or DICIL
Interrupt controller:
Priority checker
EI
Entry address generator
Interrupt request
Interrupt entry address
IL0-IL5
: Interrupt latch. Hold all interrupt requests from all interrupt sources. ILr can not be
set by program, but can be reset by program or system reset, so IL only can decide
which interrupt source can be accepted.
MASK0-MASK3 : Except INT0, MASK register can promit or inhibit all interrupt sources.
* This specification are subject to be changed without notice.
12.25.2001 19

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]