EM73982 Ver la hoja de datos (PDF) - ELAN Microelectronics

Número de pieza

componentes Descripción

Fabricante

EM73982

4-BIT MICROCONTROLLER

ELAN Microelectronics 

EM73982

4-BIT MICROCONTROLLER

EI

: Enable interrupt Flip-Flop can promit or inhibit all interrupt sources, when inter-

rupt happened, EI is cleared to "0" automatically, after RTI instruction happened,

EI will be set to "1" again.

Priority checker: Check interrupt priority when multiple interrupts happened.

INTERRUPT FUNCTION

The procedure of interrupt operation:

1. Push PC and all flags to stack.

2. Set interrupt entry address into PC.

3. Set SF= 1.

4. Clear EI to inhibit other interrupts happened.

5. Clear the IL for which interrupt source has already be accepted.

6. To excute interrupt subroutine from the interrupt entry address.

7. CPU accept RTI, restore PC and flags from stack. Set EI to accept other interrupt requests.

PROGRAM EXAMPLE: To enable interrupt of "INT0, TRGA"

LDIA #1100B;

EXAE; set mask register "1100B"

EICIL 111111B ; enable interrupt F.F.

POWER SAVING FUNCTION ( Sleep / Hold functlon )

During sleep and hold condition, CPU holds the system's internal status with a low power consumption, for

the sleep mode, the system clock will be stoped in the sleep condition and system need a warm up time for

the stability of system clock running after wakeup. In the other way, for the hold mode, the system clock

does not stop at all and it does not need a warm-up time any way.

The sleep and hold mode is controlled by Port 16 and released by P0(0..3)/WAKEUP0..3 or P8(0..3)/

WAKEUPA..D.

P16 3 2 1 0

WM SE SWWT initial value :0000

WM Set wake-up release mode

SWWT Set wake-up warm-up time

0 0 2 18 /XIN

0 1 2 14 /XIN

1 0 2 16 /XIN

1 1 Hold mode

0 Wake-up in edge release mode

1 Wake-up in level release mode

SE Enable sleep/hold

0 Reserved

1 Enable sleep / hold rnode

Sleep and hold condition:

1. Osc stop (sleep only) and CPU internal status held.

2. Internal time base clear to "0".

3. CPU internal memory, flags, register, I/O held original states.

4. Program counter hold the executed address after sleep release.

Release condition:

1. Osc start to oscillating (sleep only).

2. Warm-up time passing (sleep only).

3. According PC to execute the following program.

* This specification are subject to be changed without notice.

11.30.2001 20

Share Link: