DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

7C1360A-150 Ver la hoja de datos (PDF) - Cypress Semiconductor

Número de pieza
componentes Descripción
Fabricante
7C1360A-150 Datasheet PDF : 28 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
CY7C1360A
CY7C1362A
Thermal Resistance[15]
Parameter
Description
Test Conditions
ΘJA
Thermal Resistance (Junction to Ambient) Still Air, soldered on a 4.25 x 1.125 inch,
4-layer PCB
ΘJC
Thermal Resistance (Junction to Case)
TQFP Typ.
25
9
Unit
°C/W
°C/W
AC Test Loads and Waveforms
OUTPUT
Z0 = 50
VCCQ
OUTPUT
RL = 50
5 pF
VTH = 1.5V
(a)
INCLUDING
JIG AND
SCOPE
R = 317
VCCQ
10%
GND
R = 351
1 V/ns
ALL INPUT PULSES
90%
90%
10%
1 V/ns
(b)
(c)
Switching Characteristics Over the Operating Range[24]
225 MHz
200 MHz
166 MHz
150 MHz
Parameter
Description
Min. Max. Min. Max. Min. Max. Min. Max. Unit
Clock
tKC
Clock Cycle Time
tKH
Clock HIGH Time
tKL
Clock LOW Time
Output Times
4.4
5.0
6.0
6.7
ns
1.8
2.0
2.4
2.6
ns
1.8
2.0
2.4
2.6
ns
tKQ
Clock to Output Valid
VCCQ = 3.3V
2.8
3.1
3.5
3.5 ns
VCCQ = 2.5V
2.8
3.1
4.0
4.5 ns
tKQX
tKQLZ
tKQHZ
tOEQ
Clock to Output Invalid
1.25
1.25
1.25
1.25
ns
Clock to Output in Low-Z[15, 20, 26]
0
0
0
0
ns
Clock to Output in High-Z[15, 20, 26]
1.25 3.0 1.25 2.6 1.0 2.8 1.25 4.0 ns
OE to Output Valid[27]
VCCQ = 3.3V
2.8
3.0
3.5
3.5 ns
tOELZ
tOEHZ
VCCQ = 2.5V
2.8
3.0
4.0
4.5 ns
OE to Output in Low-Z[15, 20, 26]
0
0
0
0
ns
OE to Output in High-Z[15, 20, 26]
2.8
3.0
3.5
3.5 ns
Set-up Times
tS
Address, Controls, and Data In[28]
1.4
1.4
1.5
2.0
ns
Hold Times
tH
Address, Controls, and Data In[28]
0.4
0.4
0.5
0.5
ns
Notes:
25. Test conditions as specified with the output loading as shown in part (a) of AC Test Loads unless otherwise noted.
26. At any given temperature and voltage condition, tKQHZ is less than tKQLZ and tOEHZ is less than tOELZ.
27. OE is a Dont Carewhen a byte Write enable is sampled LOW.
28. This is a synchronous device. All synchronous inputs must meet specified set up and hold time, except for Dont Careas defined in the truth table.
29. CE active in this timing diagram means that all chip enables CE, CE2, and CE2 are active. CE2 is only available for TA package version.
Document #: 38-05258 Rev. *A
Page 20 of 28

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]