CXD3011R-1 Ver la hoja de datos (PDF) - Sony Semiconductor

Número de pieza

componentes Descripción

Fabricante

CXD3011R-1

CD Digital Signal Processor with Built-in Digital Servo and DAC

Sony Semiconductor 

CXD3011R-1

Pin Symbol

I/O

No.

Description

41 DA08 O 1, 0 DA08 output when PSSL = 1, GFS output when PSSL = 0.

42 DA07 O 1, 0 DA07 output when PSSL = 1, RFCK output when PSSL = 0.

43 DVDD2

Digital power supply.

44 DA06 O 1, 0 DA06 output when PSSL = 1, C2PO output when PSSL = 0.

45 DA05 O 1, 0 DA05 output when PSSL = 1, XRAOF output when PSSL = 0.

46 DA04 O 1, 0 DA04 output when PSSL = 1, MNT3 output when PSSL = 0.

47 DA03 O 1, 0 DA03 output when PSSL = 1, MNT2 output when PSSL = 0.

48 DA02 O 1, 0 DA02 output when PSSL = 1, MNT1 output when PSSL = 0.

49 DA01 O 1, 0 DA01 output when PSSL = 1, MNT0 output when PSSL = 0.

50 DVSS2

Digital GND.

51 XTSL

I

Crystal selection input.

52 MCKO O 1, 0 Clock output. Inverted output of XTLI.

57 FSTIO

I/O 1, 0

Digital servo clock input/output.

(2/3 frequency division for XTLI pin is internally connected.)

58 C4M

O 1, 0 1/4 frequency division output for XTLI pin. Changes with variable pitch.

59 C16M O 1, 0 16.9344MHz output. Changes simultaneously with variable pitch.

60 DVDD3

Digital power supply.

61 MD2

I

Digital Out on/off control (low = off, high = on).

62 DOUT O 1, 0 Digital Out output.

63 MUTE I

Mute (low: off, high: on).

64 WFCK O 1, 0 WFCK (Write Frame Clock) output.

65 SCOR O 1, 0 Outputs a high signal when either subcode sync S0 or S1 is detected.

66 SBSO O 1, 0 Sub P to W serial output.

67 EXCK I

SBSO readout clock input.

68 SQSO O 1, 0 Sub-Q 80-bit, PCM peak and level data 16-bit outputs.

69 SQCK I

SQSO readout clock input.

70 SCSY I

GRSCOR resynchronization input. Normally low, resynchronization is

executed when high.

71 XRST I

System reset. Reset when low.

74 XWO

I

Audio DAC sync window open input. Normally high, window open when low.

75 RMUTO O 1, 0 Audio DAC right channel zero detection flag.

76 LMUTO O 1, 0 Audio DAC left channel zero detection flag.

77 DVSS3

Digital GND.

78 AVSS4

Analog GND.

79 PWMRN O 1, Z, 0 Audio DAC PWM output. Right channel, reversed phase.

–6–

Share Link: