CDP1802AC/3 Ver la hoja de datos (PDF) - Intersil

Número de pieza

componentes Descripción

Fabricante

CDP1802AC/3

High-Reliability CMOS 8-Bit Microprocessor

Intersil 

CDP1802AC/3

TABLE 4. INSTRUCTION SUMMARY (See Notes 11 through 16) (Continued)

INSTRUCTION

MNEMONIC

OP

CODE

OPERATION

LONG BRANCH lF Q = 0

LBNQ

C9 lF Q = 0, M(R(P))  R(P).1, M(R(P) + 1)  R(P).0

EISE R(P) + 2  R(P)

SKIP INSTRUCTIONS

SHORT SKIP (See NBR)

SKP

38 R(P) + 1  R(P)

(Note 12)

LONG SKIP (See NLBR)

LSKP

C8 R(P) + 2  R(P)

(Note 12)

LONG SKIP IF D = 0

LSZ

CE IF D = 0, R(P) + 2  R(P), ELSE CONTINUE

LONG SKIP IF D NOT 0

LSNZ

C6 IF D Not 0, R(P) + 2  R(P), ELSE CONTINUE

LONG SKIP IF DF = 1

LSDF

CF IF DF = 1, R(P) + 2  R(P), ELSE CONTINUE

LONG SKIP IF DF = 0

LSNF

C7 IF DF = 0, R(P) + 2  R(P), ELSE CONTINUE

LONG SKIP lF Q = 1

LSQ

CD IF Q = 1, R(P) + 2  R(P), ELSE CONTINUE

LONG SKIP IF Q = 0

LSNQ

C5 IF Q = 0, R(P) + 2  R(P), ELSE CONTINUE

LONG SKIP IF lE = 1

LSlE

CC IF IE = 1, R(P) + 2  R(P), ELSE CONTINUE

CONTROL INSTRUCTIONS

IDLE

lDL

00 WAIT FOR DMA OR INTERRUPT; M(R(0))  BUS

(Note 13)

NO OPERATION

NOP

C4 CONTINUE

SET P

SEP

DN N  P

SET X

SEX

EN N  X

SET Q

SEQ

7B 1  Q

RESET Q

REQ

7A 0  Q

SAVE

SAV

78 T  M(R(X))

PUSH X, P TO STACK

MARK

79 (X, P)  T; (X, P)  M(R(2)), THEN P  X; R(2) - 1  R(2)

RETURN

RET

70 M(R(X))  (X, P); R(X) + 1  R(X), 1  lE

DISABLE

DlS

71 M(R(X))  (X, P); R(X) + 1  R(X), 0  lE

INPUT - OUTPUT BYTE TRANSFER

OUTPUT 1

OUT 1

61 M(R(X))  BUS; R(X) + 1  R(X); N LINES = 1

OUTPUT 2

OUT 2

62 M(R(X))  BUS; R(X) + 1  R(X); N LINES = 2

OUTPUT 3

OUT 3

63 M(R(X))  BUS; R(X) + 1  R(X); N LINES = 3

OUTPUT 4

OUT 4

64 M(R(X))  BUS; R(X) + 1  R(X); N LINES = 4

OUTPUT 5

OUT 5

65 M(R(X))  BUS; R(X) + 1  R(X); N LINES = 5

OUTPUT 6

OUT 6

66 M(R(X))  BUS; R(X) + 1  R(X); N LINES = 6

OUTPUT 7

OUT 7

67 M(R(X))  BUS; R(X) + 1  R(X); N LINES = 7

INPUT 1

INP 1

69 BUS  M(R(X)); BUS  D; N LINES = 1

INPUT 2

INP 2

6A BUS  M(R(X)); BUS  D; N LINES = 2

INPUT 3

INP 3

6B BUS  M(R(X)); BUS  D; N LINES = 3

INPUT 4

INP 4

6C BUS  M(R(X)); BUS  D; N LINES = 4

INPUT 5

INP 5

6D BUS  M(R(X)); BUS  D; N LINES = 5

FN1441 Rev 3.00

October 17, 2008

Page 21 of 27

Share Link: