DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

C167CR-4RM Ver la hoja de datos (PDF) - Infineon Technologies

Número de pieza
componentes Descripción
Fabricante
C167CR-4RM
Infineon
Infineon Technologies Infineon
C167CR-4RM Datasheet PDF : 89 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
C167CR
C167SR
General Device Information
Table 2
Pin Definitions and Functions P-MQFP-144-8 (cont’d)
Symbol Pin
No.
Input Function
Outp.
P4
P4.0 85
P4.1 86
P4.2 87
P4.3 88
P4.4 89
P4.5 90
P4.6 91
P4.7 92
IO Port 4 is an 8-bit bidirectional I/O port. It is bit-wise
programmable for input or output via direction bits. For a pin
configured as input, the output driver is put into high-
impedance state.
Port 4 can be used to output the segment address lines and
for serial bus interfaces:
O A16
Least Significant Segment Address Line
O A17
Segment Address Line
O A18
Segment Address Line
O A19
Segment Address Line
O A20
Segment Address Line
O A21
Segment Address Line,
I
CAN1_RxD CAN 1 Receive Data Input
O A22
Segment Address Line,
O CAN1_TxD CAN 1 Transmit Data Output
O A23
Most Significant Segment Address Line
RD
95
O
External Memory Read Strobe. RD is activated for every
external instruction or data read access.
WR/ 96
O
External Memory Write Strobe. In WR-mode this pin is
WRL
activated for every external data write access. In WRL-mode
this pin is activated for low byte data write accesses on a
16-bit bus, and for every data write access on an 8-bit bus.
See WRCFG in register SYSCON for mode selection.
READY 97
I
Ready Input. When the Ready function is enabled, a high
level at this pin during an external memory access will force
the insertion of memory cycle time waitstates until the pin
returns to a low level.
An internal pull-up device will hold this pin high when nothing
is driving it.
ALE
98
O
Address Latch Enable Output. Can be used for latching the
address into external memory or an address latch in the
multiplexed bus modes.
EA
99
I
External Access Enable pin. A low level at this pin during and
after Reset forces the C167CR to begin instruction execution
out of external memory. A high level forces execution out of
the internal program memory.
“ROMless” versions must have this pin tied to ‘0’.
Data Sheet
13
V3.3, 2005-02

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]