M24128-BFCS6G/K Ver la hoja de datos (PDF) - STMicroelectronics
Número de pieza
componentes Descripción
Fabricante
M24128-BFCS6G/K Datasheet PDF : 46 Pages
| |||
Instructions
M24128-BW M24128-BR M24128-BF M24128-DF
5.1.6
Minimizing Write delays by polling on ACK
The maximum Write time (tw) is shown in AC characteristics tables in Section 8: DC and AC
parameters, but the typical time is shorter. To make use of this, a polling sequence can be
used by the bus master.
The sequence, as shown in Figure 10, is:
• Initial condition: a Write cycle is in progress.
• Step 1: the bus master issues a Start condition followed by a device select code (the
first byte of the new instruction).
• Step 2: if the device is busy with the internal Write cycle, no Ack will be returned and
the bus master goes back to Step 1. If the device has terminated the internal Write
cycle, it responds with an Ack, indicating that the device is ready to receive the second
part of the instruction (the first byte of this instruction having been sent during Step 1).
Figure 10. Write cycle polling flowchart using ACK
:ULWHF\FOH
LQSURJUHVV
6WDUWFRQGLWLRQ
'HYLFHVHOHFW
ZLWK5:
12 $&.
UHWXUQHG
)LUVWE\WHRILQVWUXFWLRQ
ZLWK5: DOUHDG\
GHFRGHGE\WKHGHYLFH
12
<(6
1H[W
2SHUDWLRQLV
DGGUHVVLQJWKH
PHPRU\
5H6WDUW
<(6
6HQG$GGUHVV
DQG5HFHLYH$&.
6WRS
12
<(6
6WDUW&RQGLWLRQ
'DWDIRUWKH
:ULWHRSHUDWLRQ
'HYLFHVHOHFW
ZLWK5:
&RQWLQXHWKH
:ULWHRSHUDWLRQ
&RQWLQXHWKH
5DQGRP5HDGRSHUDWLRQ
$,H
1. The seven most significant bits of the Device Select code of a Random Read (bottom right box in the figure) must be
identical to the seven most significant bits of the Device Select code of the Write (polling instruction in the figure).
18/46
DocID16892 Rev 30
Share Link: 